Marek Vasut 6a11d3a00d clk: imx: pll14xx: Add 320 MHz and 640 MHz entries for PLL146x
The PLL146x is used to implement SYS_PLL3 on i.MX8MP and can be used
to drive UARTn_ROOT clock. By setting the PLL3 to 320 MHz or 640 MHz,
the PLL3 output can be divided down to supply UARTn_ROOT clock with
precise 64 MHz, which divided down further by 16x oversampling factor
used by the i.MX UART core yields 4 Mbdps baud base for the UART IP.
This is useful e.g. for BCM bluetooth chips, which can operate up to
4 Mbdps.

Add 320 MHz and 640 MHz entries so the PLL can be configured accordingly.

Signed-off-by: Marek Vasut <marex@denx.de>
Reviewed-by: Abel Vesa <abel.vesa@linaro.org>
Signed-off-by: Abel Vesa <abel.vesa@linaro.org>
Link: https://lore.kernel.org/r/20221031204838.195292-1-marex@denx.de
2022-11-22 00:04:49 +02:00
..
2020-08-22 20:36:57 +08:00
2022-09-19 13:06:45 +03:00
2022-04-12 13:52:58 +03:00
2022-04-12 13:52:58 +03:00
2022-04-12 13:56:02 +03:00
2022-04-12 13:52:58 +03:00
2022-01-29 15:12:07 +02:00
2020-09-07 11:08:50 +08:00
2022-01-29 15:12:07 +02:00
2020-08-23 10:08:35 +08:00
2022-04-12 14:00:20 +03:00
2022-09-19 13:06:45 +03:00
2022-09-19 13:06:45 +03:00