Joel Stanley fe100b382c ARM: dts: aspeed: Add silicon id node
This register describes the silicon id and chip unique id. It varies
between CPU revisions, but is always part of the SCU.

Reviewed-by: Andrew Jeffery <andrew@aj.id.au>
Link: https://lore.kernel.org/r/20200921091644.133107-4-joel@jms.id.au
Signed-off-by: Joel Stanley <joel@jms.id.au>
2020-09-25 10:14:12 +09:30
..
2020-09-25 10:14:12 +09:30
2020-08-12 10:57:58 -07:00
2020-08-14 14:04:53 -07:00
2020-08-15 18:54:42 -07:00
2020-08-14 14:26:08 -07:00