8adea9b945
Add binding documentation for topckgen, apmixedsys, infracfg, audsys, imgsys, mfgcfg, vdecsys on MT8167 SoC. Signed-off-by: Fabien Parent <fparent@baylibre.com> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20200918132303.2831815-1-fparent@baylibre.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
30 lines
885 B
Plaintext
30 lines
885 B
Plaintext
Mediatek vdecsys controller
|
|
============================
|
|
|
|
The Mediatek vdecsys controller provides various clocks to the system.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: Should be one of:
|
|
- "mediatek,mt2701-vdecsys", "syscon"
|
|
- "mediatek,mt2712-vdecsys", "syscon"
|
|
- "mediatek,mt6779-vdecsys", "syscon"
|
|
- "mediatek,mt6797-vdecsys", "syscon"
|
|
- "mediatek,mt7623-vdecsys", "mediatek,mt2701-vdecsys", "syscon"
|
|
- "mediatek,mt8167-vdecsys", "syscon"
|
|
- "mediatek,mt8173-vdecsys", "syscon"
|
|
- "mediatek,mt8183-vdecsys", "syscon"
|
|
- #clock-cells: Must be 1
|
|
|
|
The vdecsys controller uses the common clk binding from
|
|
Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
The available clocks are defined in dt-bindings/clock/mt*-clk.h.
|
|
|
|
Example:
|
|
|
|
vdecsys: clock-controller@16000000 {
|
|
compatible = "mediatek,mt8173-vdecsys", "syscon";
|
|
reg = <0 0x16000000 0 0x1000>;
|
|
#clock-cells = <1>;
|
|
};
|