Dinh Nguyen 6f3bcf56f8 clk: socfpga: agilex: add nand_x_clk and nand_ecc_clk
And the nand_x_clk and nand_ecc_clk. Make the nand_x_clk be the main
clock that is feeding the NAND IP and correct it's parent to be the
l4_mp_clk.

Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Link: https://lore.kernel.org/r/20200616202417.14376-2-dinguyen@kernel.org
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2020-06-19 19:27:33 -07:00
..
2020-01-04 23:34:39 -08:00
2019-05-30 16:33:37 -07:00
2018-12-11 09:57:47 -08:00
2020-01-28 13:26:48 -08:00
2018-07-06 13:44:06 -07:00
2019-07-15 20:18:40 -07:00