Maxime Ripard 6f684d4fcc media: v4l: cadence: Add Cadence MIPI-CSI2 TX driver
The Cadence MIPI-CSI2 TX controller is an hardware block meant to be used
as a bridge between pixel interfaces and a CSI-2 bus.

It supports operating with an internal or external D-PHY, with up to 4
lanes, or without any D-PHY. The current code only supports the latter
case.

While the virtual channel input on the pixel interface can be directly
mapped to CSI2, the datatype input is actually a selection signal (3-bits)
mapping to a table of up to 8 preconfigured datatypes/formats (programmed
at start-up)

The block supports up to 8 input datatypes.

Acked-by: Benoit Parrot <bparrot@ti.com>
Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab+samsung@kernel.org>
2018-05-17 06:22:08 -04:00
..
2018-04-26 11:06:36 -07:00
2018-04-27 10:12:20 -07:00
2018-04-25 21:05:15 -07:00
2018-04-26 16:36:11 -07:00
2018-04-19 15:11:50 -07:00
2018-04-10 12:14:37 -07:00
2018-04-04 20:07:20 -07:00
2018-03-27 09:51:22 +02:00
2018-04-05 21:03:42 -07:00
2018-04-09 11:42:31 -07:00
2018-04-04 20:07:20 -07:00
2018-04-27 14:12:43 +02:00
2018-04-05 14:27:02 -07:00
2018-05-04 20:51:10 -10:00
2018-04-12 21:46:10 -04:00
2018-04-07 12:08:19 -07:00
2018-03-19 14:20:24 -05:00
2018-04-18 23:37:25 -04:00
2018-04-20 10:41:31 -07:00
2018-05-04 20:51:10 -10:00
2018-04-04 20:07:20 -07:00
2018-05-02 21:47:35 +02:00
2018-04-04 20:07:20 -07:00
2018-04-26 16:28:24 -07:00
2018-04-05 21:29:35 -07:00
2018-04-05 21:21:08 -07:00
2018-04-05 21:21:08 -07:00
2018-04-13 15:46:21 -07:00
2018-04-03 12:06:21 -07:00
2018-05-04 14:38:32 -07:00
2018-04-06 19:44:27 -07:00
2018-04-11 18:58:27 -07:00
2018-03-29 13:38:10 +03:00