54a19b4d3f
There are some ABI documents that, while they don't generate any warnings, they have issues when parsed by get_abi.pl script on its output result. Address them, in order to provide a clean output. Reviewed-by: Tom Rix <trix@redhat.com> # for fpga-manager Reviewed-By: Kajol Jain<kjain@linux.ibm.com> # for sysfs-bus-event_source-devices-hv_gpci and sysfs-bus-event_source-devices-hv_24x7 Acked-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> #for IIO Acked-by: Oded Gabbay <oded.gabbay@gmail.com> # for Habanalabs Acked-by: Vaibhav Jain <vaibhav@linux.ibm.com> # for sysfs-bus-papr-pmem Acked-by: Cezary Rojewski <cezary.rojewski@intel.com> # for catpt Acked-by: Suzuki K Poulose <suzuki.poulose@arm.com> Acked-by: Ilya Dryomov <idryomov@gmail.com> # for rbd Acked-by: Jonathan Corbet <corbet@lwn.net> Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org> Link: https://lore.kernel.org/r/5bc78e5b68ed1e9e39135173857cb2e753be868f.1604042072.git.mchehab+huawei@kernel.org Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
32 lines
1.2 KiB
Plaintext
32 lines
1.2 KiB
Plaintext
What: /sys/bus/iio/devices/iio:deviceX/pll2_feedback_clk_present
|
|
What: /sys/bus/iio/devices/iio:deviceX/pll2_reference_clk_present
|
|
What: /sys/bus/iio/devices/iio:deviceX/pll1_reference_clk_a_present
|
|
What: /sys/bus/iio/devices/iio:deviceX/pll1_reference_clk_b_present
|
|
What: /sys/bus/iio/devices/iio:deviceX/pll1_reference_clk_test_present
|
|
What: /sys/bus/iio/devices/iio:deviceX/vcxo_clk_present
|
|
KernelVersion: 3.4.0
|
|
Contact: linux-iio@vger.kernel.org
|
|
Description:
|
|
Reading returns either '1' or '0'.
|
|
|
|
'1' means that the clock in question is present.
|
|
|
|
'0' means that the clock is missing.
|
|
|
|
What: /sys/bus/iio/devices/iio:deviceX/pllY_locked
|
|
KernelVersion: 3.4.0
|
|
Contact: linux-iio@vger.kernel.org
|
|
Description:
|
|
Reading returns either '1' or '0'. '1' means that the
|
|
pllY is locked.
|
|
|
|
What: /sys/bus/iio/devices/iio:deviceX/sync_dividers
|
|
KernelVersion: 3.4.0
|
|
Contact: linux-iio@vger.kernel.org
|
|
Description:
|
|
Writing '1' triggers the clock distribution synchronization
|
|
functionality. All dividers are reset and the channels start
|
|
with their predefined phase offsets (out_altvoltageY_phase).
|
|
Writing this file has the effect as driving the external
|
|
/SYNC pin low.
|