002a9c2f99
There are a number of new changes at the ABI files that cause them to produce warnings when generating ABI output. Fix them. Acked-by: Jonathan Corbet <corbet@lwn.net> Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org> Link: https://lore.kernel.org/r/55a89f423cf122982c462d257722e44d6ece4b36.1604042072.git.mchehab+huawei@kernel.org Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
52 lines
1.7 KiB
Plaintext
52 lines
1.7 KiB
Plaintext
What: /sys/class/ocxl/<afu name>/afu_version
|
|
Date: January 2018
|
|
Contact: linuxppc-dev@lists.ozlabs.org
|
|
Description: read only
|
|
Version of the AFU, in the format <major>:<minor>
|
|
Reflects what is read in the configuration space of the AFU
|
|
|
|
What: /sys/class/ocxl/<afu name>/contexts
|
|
Date: January 2018
|
|
Contact: linuxppc-dev@lists.ozlabs.org
|
|
Description: read only
|
|
Number of contexts for the AFU, in the format <n>/<max>
|
|
where:
|
|
|
|
==== ===============================================
|
|
n number of currently active contexts, for debug
|
|
max maximum number of contexts supported by the AFU
|
|
==== ===============================================
|
|
|
|
What: /sys/class/ocxl/<afu name>/pp_mmio_size
|
|
Date: January 2018
|
|
Contact: linuxppc-dev@lists.ozlabs.org
|
|
Description: read only
|
|
Size of the per-process mmio area, as defined in the
|
|
configuration space of the AFU
|
|
|
|
What: /sys/class/ocxl/<afu name>/global_mmio_size
|
|
Date: January 2018
|
|
Contact: linuxppc-dev@lists.ozlabs.org
|
|
Description: read only
|
|
Size of the global mmio area, as defined in the
|
|
configuration space of the AFU
|
|
|
|
What: /sys/class/ocxl/<afu name>/global_mmio_area
|
|
Date: January 2018
|
|
Contact: linuxppc-dev@lists.ozlabs.org
|
|
Description: read/write
|
|
Give access the global mmio area for the AFU
|
|
|
|
What: /sys/class/ocxl/<afu name>/reload_on_reset
|
|
Date: February 2020
|
|
Contact: linuxppc-dev@lists.ozlabs.org
|
|
Description: read/write
|
|
Control whether the FPGA is reloaded on a link reset. Enabled
|
|
through a vendor-specific logic block on the FPGA.
|
|
|
|
=========== ===========================================
|
|
0 Do not reload FPGA image from flash
|
|
1 Reload FPGA image from flash
|
|
unavailable The device does not support this capability
|
|
=========== ===========================================
|