Christophe Leroy 70d6ebf82b powerpc/603: Avoid a pile of NOPs when not using SW LRU in TLB exceptions
The SW LRU is in an MMU feature section. When not used, that's a
dozen of NOPs to fetch for nothing.

Define an ALT section that does the few remaining operations.

That also avoids a double read on SRR1 in the SW LRU case.

Signed-off-by: Christophe Leroy <christophe.leroy@csgroup.eu>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/603725297466959419628ef7964aaf3417fb647d.1620363691.git.christophe.leroy@csgroup.eu
2021-05-17 15:27:16 +10:00
..
2021-04-30 12:22:28 -07:00
2021-04-30 12:22:28 -07:00
2020-08-07 18:48:15 -07:00
2021-04-23 01:38:04 +10:00
2021-03-29 13:22:11 +11:00
2021-04-22 20:59:04 +10:00
2020-12-09 23:48:14 +11:00
2020-12-04 01:01:09 +11:00
2021-04-21 22:52:32 +10:00
2021-04-30 11:20:40 -07:00
2021-03-24 14:09:29 +11:00
2021-04-17 10:40:51 +10:00
2021-02-09 00:10:50 +11:00
2021-04-30 12:22:28 -07:00