Michael Strauss 72f5b5a308 drm/amd/display: Check for null fclk voltage when parsing clock table
[WHY]
In cases where a clock table is malformed such that fclk entries have
frequencies but not voltages listed, we don't catch the error and set
clocks to 0 instead of using hardcoded values as we should.

[HOW]
Add check for clock tables fclk entry's voltage as well

Signed-off-by: Michael Strauss <michael.strauss@amd.com>
Reviewed-by: Eric Yang <eric.yang2@amd.com>
Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
2020-04-07 14:22:10 -04:00
..
2020-03-21 18:56:06 -07:00
2020-02-06 06:11:50 +00:00
2020-03-09 16:02:32 -07:00
2020-02-08 14:04:19 -08:00
2020-03-12 12:42:56 +10:00
2020-03-15 12:42:03 -07:00
2020-03-15 10:53:11 +01:00
2020-03-07 14:14:38 -06:00
2020-01-16 10:45:44 -08:00
2020-02-04 07:17:41 +00:00
2020-01-27 13:03:00 -08:00
2019-12-16 11:49:54 +01:00
2020-03-04 13:28:52 +01:00
2020-02-08 13:55:25 -08:00
2020-03-06 14:48:30 -06:00
2020-03-13 12:45:23 -07:00
2020-03-06 14:50:16 -06:00
2020-03-20 09:20:38 -07:00
2020-01-31 11:28:31 -08:00
2020-03-18 10:42:57 +01:00
2020-02-03 22:22:05 +00:00
2020-03-12 12:42:56 +10:00
2020-01-29 10:35:54 -08:00
2020-01-29 10:35:54 -08:00
2020-03-05 09:42:23 -06:00
2020-02-09 16:05:50 -08:00