Yifan Zha 72fef4980d drm/amdgpu: Remove writing GRBM_GFX_CNTL in RLCG interface under SRIOV
[Why]
Accessing GRBM_GFX_CNTL in full access time has risk when VF is doing MMIO attacking.
Therefore, VF writing GRBM_GFX_CNTL are blocked by L1 Policy.
For RLCG interface, RLCG use SCRATCH_REG2 which is copied from GRBM_GFX_CNTL.

[How]
Remove writing GRBM_GFX_CNTL in amdgpu_virt_rlcg_reg_rw.

v2:
Remove directly writing GRBM_GFX_INDEX in amdgpu_virt_rlcg_reg_rw
as RLCG interface no need to use it.

Signed-off-by: Yifan Zha <Yifan.Zha@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2023-02-03 15:41:36 -05:00
..
2023-01-24 17:36:29 +01:00
2022-12-13 19:29:45 -08:00
2022-12-14 12:20:00 -08:00
2023-01-24 17:36:29 +01:00
2023-01-31 12:23:23 +01:00
2022-11-24 11:05:43 +10:00
2023-01-04 14:59:25 +01:00
2023-01-31 12:23:23 +01:00
2023-01-31 12:23:23 +01:00
2023-01-31 12:23:23 +01:00
2023-01-31 12:23:23 +01:00
2022-12-19 09:50:06 +01:00
2022-12-14 12:20:00 -08:00
2023-01-30 14:24:52 +10:00
2023-01-31 12:23:23 +01:00
2023-01-31 12:23:23 +01:00
2023-01-31 12:23:23 +01:00
2023-01-31 12:23:23 +01:00
2023-01-31 12:23:23 +01:00
2023-01-12 17:02:20 -06:00
2022-11-16 07:17:32 +10:00
2023-01-04 14:59:25 +01:00
2023-01-31 12:23:23 +01:00
2023-01-31 12:23:23 +01:00
2023-01-16 15:33:28 +10:00
2023-01-16 15:33:28 +10:00
2023-01-31 12:23:23 +01:00
2022-12-16 03:54:54 -08:00
2023-01-13 09:44:53 +01:00
2023-01-24 17:36:29 +01:00