Paul Burton 78a54c4d8e MIPS: CM, CPC: Ensure core-other GCRs reflect the correct core
Ensure the update to which core the core-other GCR regions reflect has
taken place before any core-other GCRs are accessed by placing a memory
barrier (sync instruction) between the write to the core-other registers
and any such GCR accesses.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Cc: linux-mips@linux-mips.org
Cc: Bjorn Helgaas <bhelgaas@google.com>
Cc: linux-kernel@vger.kernel.org
Cc: Markos Chandras <markos.chandras@imgtec.com>
Patchwork: https://patchwork.linux-mips.org/patch/11209/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2015-11-11 08:35:18 +01:00
..
2013-11-26 12:12:27 +01:00
2015-10-26 09:49:43 +01:00
2015-10-02 09:48:57 +02:00
2015-08-26 15:23:03 +02:00
2015-09-25 11:16:53 -07:00
2014-05-30 16:10:20 +02:00
2015-10-26 09:49:45 +01:00