Neil Armstrong 79e8c421a0 media: mexon-ge2d: fixup frames size in registers
The CLIP, SRC & DST registers are coded to take the pixel/line start & end,
starting from 0. Thus the end should be the width/height minus 1.

It can be an issue with clipping and rotation, where it will add spurious
lines from uninitialized or unwanted data with a shift in the result.

Fixes: 59a635327ca7 ("media: meson: Add M2M driver for the Amlogic GE2D Accelerator Unit")
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl>
Signed-off-by: Mauro Carvalho Chehab <mchehab@kernel.org>
2022-02-16 12:24:28 +01:00
..
2022-01-23 06:20:44 +02:00
2022-01-16 08:08:11 +02:00
2022-01-18 14:03:34 +02:00
2022-01-16 06:52:38 +02:00
2022-01-20 17:38:23 +02:00
2022-01-16 15:53:00 +02:00
2022-01-23 06:20:44 +02:00
2022-01-23 06:20:44 +02:00
2022-01-23 06:20:44 +02:00
2022-01-12 15:46:11 -08:00
2022-01-12 11:11:34 -08:00
2022-01-16 08:08:11 +02:00
2022-01-23 06:20:44 +02:00
2022-01-23 06:20:44 +02:00
2022-01-22 08:33:37 +02:00
2022-01-12 10:35:23 -08:00
2022-01-22 09:52:17 +02:00
2022-01-23 06:20:44 +02:00
2022-01-16 08:08:11 +02:00
2022-01-22 08:33:37 +02:00
2022-01-11 11:26:57 -08:00
2022-01-20 13:25:01 +02:00
2022-01-12 15:46:11 -08:00
2022-01-23 06:20:44 +02:00
2022-01-23 06:20:44 +02:00
2022-01-14 14:55:38 +01:00
2022-01-10 08:13:52 -08:00
2022-01-23 06:20:44 +02:00
2022-01-22 08:33:37 +02:00
2022-01-20 13:31:46 +02:00
2022-01-16 06:52:38 +02:00
2022-01-23 06:20:44 +02:00
2022-01-17 08:07:57 +02:00
2022-01-22 08:33:37 +02:00