Gwan-gyeong Mun 7a00e68b43 drm/i915/psr: Use new DP VSC SDP compute routine on PSR
In order to use a common VSC SDP Colorimetry calculating code on PSR,
it uses a new psr vsc sdp compute routine.
Because PSR routine has its own scenario and timings of writing a VSC SDP,
the current PSR routine needs to have its own drm_dp_vsc_sdp structure
member variable on struct i915_psr.

In order to calculate colorimetry information, intel_psr_update()
function and intel_psr_enable() function extend a drm_connector_state
argument.

There are no changes to PSR mechanism.

v3: Replace a structure name to drm_dp_vsc_sdp from intel_dp_vsc_sdp
v4: Rebased
v8: Rebased
v10: When a PSR is enabled, it needs to add DP_SDP_VSC to
     infoframes.enable.
     It is needed for comparing between HW and pipe_state of VSC_SDP.
v11: If PSR is disabled by flag, it don't enable psr on pipe compute.
v12: Fix an inconsistent indenting

Signed-off-by: Gwan-gyeong Mun <gwan-gyeong.mun@intel.com>
Reviewed-by: Uma Shankar <uma.shankar@intel.com>
Reported-by: kbuild test robot <lkp@intel.com>
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200514060732.3378396-15-gwan-gyeong.mun@intel.com
2020-05-14 13:54:17 +03:00
..
2020-03-02 09:22:43 +01:00
2020-03-31 15:15:47 +10:00
2020-03-11 07:27:21 +10:00
2020-02-21 05:44:40 +10:00
2020-04-02 15:50:04 -07:00
2020-03-02 09:22:49 +01:00
2020-04-08 11:00:00 -07:00
2020-04-07 20:24:34 -07:00
2020-04-03 15:05:35 -07:00
2020-03-12 12:42:56 +10:00
2020-03-02 09:22:56 +01:00
2020-04-03 14:25:02 -07:00
2020-03-11 07:27:21 +10:00
2020-03-19 10:11:09 +10:00
2020-04-10 12:38:28 -07:00
2020-03-27 13:38:47 +01:00
2020-03-16 09:26:18 +01:00
2020-03-11 07:27:21 +10:00
2020-01-14 16:22:17 -05:00
2019-10-08 18:29:00 +02:00
2020-03-31 15:15:47 +10:00
2020-01-14 16:22:17 -05:00
2020-01-14 16:22:17 -05:00
2020-03-16 09:27:09 +01:00
2020-03-09 09:22:50 +00:00
2020-03-16 09:25:22 +01:00