Nikhil Devshatwar 7a60743f34 [media] v4l: of: Correct pclk-sample for BT656 bus
Current v4l2_of_parse_parallel_bus function attempts to parse the
DT properties for the parallel bus as well as BT656 bus.
If the pclk-sample property is defined for the BT656 bus, it is still
marked as a parallel bus.
Fix this by parsing the pclk after the bus_type is selected.
Only when hsync or vsync properties are specified, the bus_type should
be set to V4L2_MBUS_PARALLEL.

Signed-off-by: Nikhil Devshatwar <nikhil.nd@ti.com>
Acked-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
Signed-off-by: Hans Verkuil <hans.verkuil@cisco.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab@osg.samsung.com>
2015-06-06 07:27:04 -03:00
..
2015-04-16 13:53:32 -05:00
2015-04-17 15:32:07 -04:00
2015-04-22 09:18:17 -07:00
2015-04-26 13:36:02 -07:00
2015-04-21 09:42:58 -07:00
2015-04-30 16:48:53 -04:00
2015-04-07 12:05:12 +02:00
2015-04-24 08:46:18 -07:00
2015-04-16 14:01:03 -05:00
2015-04-22 09:04:39 -07:00
2015-04-13 17:07:21 -07:00
2015-04-23 16:55:50 +02:00
2015-04-27 10:10:19 -07:00
2015-05-06 15:58:06 -07:00
2015-04-20 15:16:25 -07:00