Tegra SoC driver support. Some device tree conversions, some new drivers. and a fix for an issue introduced in Grant Likely's irq_domain conversion in his tree. Because of that, this branch depends on his branch to build (but not to merge): git://git.secretlab.ca/git/linux-2.6.git irqdomain/next * tag 'tegra-soc-drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/olof/tegra: (34 commits) ARM: tegra: uncompress.h: Don't depend on kernel headers gpio: tegra: Fix build issue due to irq_domain rework. ARM: tegra: Remove duplicate PMU interrupt inversion code ARM: tegra: Add a simple PMC driver ARM: tegra: dma: not required to move requestor when stopping. ARM: tegra: Fix EMC pdata initialization from registers gpio: tegra: Parameterize the number of banks gpio: tegra: Dynamically allocate IRQ base, and support DT ARM: tegra: Remove use of TEGRA_GPIO_TO_IRQ ARM: tegra: Pass uncompress.h UART selection to DEBUG_LL ARM: tegra: uncompress.h: Choose a UART at runtime ARM: tegra: uncompress.h: Store UART address in a variable ARM: tegra: Introduce define DEBUG_UART_SHIFT ARM: tegra: Support Tegra30 in decompressor UART setup ARM: tegra: Pause DMA when reading transfer count ARM: tegra: emc: device tree support ARM: tegra: emc: convert tegra2_emc to a platform driver ARM: tegra: fuse: add bct strapping reading ARM: tegra: fuse: add functions to access chip revision ARM: tegra: fuse: use apbio dma for register access ... Signed-off-by: Arnd Bergmann <arnd@arndb.de>
108 lines
1.7 KiB
Plaintext
108 lines
1.7 KiB
Plaintext
/dts-v1/;
|
|
|
|
/include/ "tegra20.dtsi"
|
|
|
|
/ {
|
|
model = "Toshiba AC100 / Dynabook AZ";
|
|
compatible = "compal,paz00", "nvidia,tegra20";
|
|
|
|
memory@0 {
|
|
reg = <0x00000000 0x20000000>;
|
|
};
|
|
|
|
i2c@7000c000 {
|
|
clock-frequency = <400000>;
|
|
|
|
alc5632: alc5632@1e {
|
|
compatible = "realtek,alc5632";
|
|
reg = <0x1e>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
};
|
|
|
|
i2c@7000c400 {
|
|
clock-frequency = <400000>;
|
|
};
|
|
|
|
i2c@7000c500 {
|
|
status = "disable";
|
|
};
|
|
|
|
nvec@7000c500 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "nvidia,nvec";
|
|
reg = <0x7000C500 0x100>;
|
|
interrupts = <0 92 0x04>;
|
|
clock-frequency = <80000>;
|
|
request-gpios = <&gpio 170 0>;
|
|
slave-addr = <138>;
|
|
};
|
|
|
|
i2c@7000d000 {
|
|
clock-frequency = <400000>;
|
|
};
|
|
|
|
i2s@70002a00 {
|
|
status = "disable";
|
|
};
|
|
|
|
sound {
|
|
compatible = "nvidia,tegra-audio-alc5632-paz00",
|
|
"nvidia,tegra-audio-alc5632";
|
|
|
|
nvidia,model = "Compal PAZ00";
|
|
|
|
nvidia,audio-routing =
|
|
"Int Spk", "SPKOUT",
|
|
"Int Spk", "SPKOUTN",
|
|
"Headset Mic", "MICBIAS1",
|
|
"MIC1", "Headset Mic",
|
|
"Headset Stereophone", "HPR",
|
|
"Headset Stereophone", "HPL";
|
|
|
|
nvidia,audio-codec = <&alc5632>;
|
|
nvidia,i2s-controller = <&tegra_i2s1>;
|
|
nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */
|
|
};
|
|
|
|
serial@70006000 {
|
|
clock-frequency = <216000000>;
|
|
};
|
|
|
|
serial@70006040 {
|
|
status = "disable";
|
|
};
|
|
|
|
serial@70006200 {
|
|
clock-frequency = <216000000>;
|
|
};
|
|
|
|
serial@70006300 {
|
|
status = "disable";
|
|
};
|
|
|
|
serial@70006400 {
|
|
status = "disable";
|
|
};
|
|
|
|
sdhci@c8000000 {
|
|
cd-gpios = <&gpio 173 0>; /* gpio PV5 */
|
|
wp-gpios = <&gpio 57 0>; /* gpio PH1 */
|
|
power-gpios = <&gpio 169 0>; /* gpio PV1 */
|
|
};
|
|
|
|
sdhci@c8000200 {
|
|
status = "disable";
|
|
};
|
|
|
|
sdhci@c8000400 {
|
|
status = "disable";
|
|
};
|
|
|
|
sdhci@c8000600 {
|
|
support-8bit;
|
|
};
|
|
};
|