Takeshi Kihara 7cf3a216a2 clk: renesas: r8a77990: Correct parent clock of DU
According to the R-Car Gen3 Hardware Manual Rev 1.00, the parent clock
of the DU module clocks on R-Car E3 is S1D1.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Fixes: 3570a2af473789c5 ("clk: renesas: cpg-mssr: Add support for R-Car E3")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Stephen Boyd <sboyd@kernel.org>
Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
2018-12-04 10:29:51 +01:00
..
2017-11-03 09:02:30 -07:00
2017-11-01 23:25:43 -07:00
2018-07-06 13:52:57 -07:00
2018-03-16 15:53:30 -07:00
2018-07-06 13:44:06 -07:00
2017-11-01 23:25:51 -07:00
2017-11-01 23:25:51 -07:00