linux/Documentation
Damien Le Moal 7ef71c719e
dt-bindings: update risc-v cpu properties
The Canaan Kendryte K210 SoC CPU cores are based on a rocket chip
version using a draft verion of the RISC-V ISA specifications. To avoid
any confusion with CPU cores using stable specifications, add the
compatible string "canaan,k210" for this SoC CPU cores.

Also add the "riscv,none" value to the mmu-type property to allow a DT
to indicate that the CPU being described does not have an MMU or that
it has an MMU that is not usable (which is the case for the K210 SoC).

Signed-off-by: Damien Le Moal <damien.lemoal@wdc.com>
Reviewed-by: Atish Patra <atish.patra@wdc.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
2021-02-22 17:51:07 -08:00
..
2020-12-22 13:34:27 -08:00
2020-12-20 10:44:05 -08:00
2020-12-20 10:12:06 -08:00
2020-12-22 13:34:27 -08:00
2020-11-18 11:51:58 +01:00
2020-12-12 08:34:29 -08:00
2020-12-02 22:10:37 -08:00
2020-12-22 14:04:25 -08:00
2020-12-16 16:38:41 -08:00
2020-12-07 08:35:21 -07:00
2020-11-06 17:02:43 -08:00
2020-12-22 14:02:39 -08:00
2020-12-08 23:30:04 +09:00
2020-12-22 14:02:39 -08:00
2020-12-15 13:22:29 -08:00
2020-12-20 10:44:05 -08:00