Archit Taneja 811a498e5e clk: qcom: Fix pre-divider usage for pixel RCG
The clk_rcg_pixel_set_rate clk_op sets up the pre-divider by reading
its current value from the NS register.

Using the pre-divider wasn't really intended when creating these ops.
The pixel RCG was only intended to achieve fractional multiplication
provided in the pixel_table array. Leaving the pre-divider to the
existing register value results in a wrong pixel clock when the
bootloader sets up the display. This was left unidentified because
the IFC6410 Plus board on which this was verified didn't have a
bootloader that configured the display.

Don't set the RCG pre-divider in freq_tbl to the existing NS register
value. Force it to 1 and only use the M/N counter to achieve the desired
fractional multiplication.

Cc: Vinay Simha <vinaysimha@inforcecomputing.com>
Signed-off-by: Archit Taneja <architt@codeaurora.org>
Tested-by: John Stultz <john.stultz@linaro.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-02-29 12:57:06 -08:00
..
2015-11-10 15:00:03 -08:00
2015-09-17 11:15:14 -07:00
2015-07-20 11:11:36 -07:00
2015-12-01 21:44:22 +01:00
2015-09-01 12:18:40 -07:00
2015-07-20 11:11:32 -07:00
2015-05-21 11:55:05 -07:00
2015-07-20 11:11:22 -07:00
2015-07-20 11:11:33 -07:00
2015-04-10 14:44:43 -07:00
2015-11-30 13:00:54 -08:00
2015-07-20 10:53:00 -07:00
2015-07-20 11:11:35 -07:00
2015-11-20 10:40:37 -08:00
2015-07-20 10:53:04 -07:00
2015-07-20 10:53:05 -07:00
2016-02-25 14:41:20 -08:00