Sergej Sawazki 81b3cc55af
ASoC: wm8741: Fix setting BCLK and LRCLK polarity
After checking the code and the datasheet, it seems like we are handling
the clock inversion (SND_SOC_DAIFMT_NB_IF and SND_SOC_DAIFMT_IB_IF) not
correctly.

>From the datasheet (Table 58):
R5 Format Control, BITS[5:4], [BCP:LRP]:
  (0) 00 =  normal   BCLK, normal   LRCLK
  (1) 01 =  normal   BCLK, inverted LRCLK <-- Fix this
  (2) 10 =  inverted BCLK, normal   LRCLK
  (3) 11 =  inverted BCLK, inverted LRCLK <-- Fix this

Signed-off-by: Sergej Sawazki <sergej@taudac.com>
Acked-by: Charles Keepax <ckeepax@opensource.cirrus.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2017-11-03 18:46:40 +00:00
..
2015-11-06 11:04:07 -08:00
2015-10-05 17:42:49 +01:00
2014-02-19 13:36:15 +09:00
2016-11-09 13:50:14 +00:00
2014-04-07 10:48:50 +01:00
2015-07-07 13:35:13 +01:00
2017-06-13 19:30:53 +01:00
2014-08-16 17:17:13 -05:00
2016-08-08 11:55:20 +01:00
2016-05-30 16:15:55 +01:00
2016-04-28 18:16:04 +01:00
2015-03-11 19:16:07 +00:00
2016-01-27 20:23:20 +00:00
2017-05-14 19:14:10 +09:00
2017-07-18 14:46:20 +01:00
2015-12-19 12:02:18 +00:00
2016-10-24 18:03:14 +01:00
2014-07-02 20:49:25 +01:00
2016-10-24 18:31:38 +01:00
2017-08-21 19:32:58 +01:00
2017-04-05 18:21:01 +01:00
2016-06-26 12:28:13 +01:00
2017-09-07 13:51:13 -07:00
2015-07-13 11:51:35 +01:00
2015-04-08 19:25:40 +01:00
2017-03-20 11:24:05 +00:00
2017-04-05 18:22:27 +01:00