Chris Wilson 81ff52b705 drm/i915/gt: Ratelimit display power w/a
For very light workloads that frequently park, acquiring the display
power well (required to prevent the dmc from trashing the system) takes
longer than the execution. A good example is the igt_coherency selftest,
which is slowed down by an order of magnitude in the worst case with
powerwell cycling. To prevent frequent cycling, while keeping our fast
soft-rc6, use a timer to delay release of the display powerwell.

Fixes: 311770173fac ("drm/i915/gt: Schedule request retirement when timeline idles")
References: https://gitlab.freedesktop.org/drm/intel/issues/848
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20191218093504.3477048-1-chris@chris-wilson.co.uk
2019-12-18 13:00:17 +00:00
..
2019-12-03 13:58:22 -08:00
2019-12-05 11:43:31 -08:00
2019-12-07 14:49:20 -08:00
2019-12-06 10:28:09 -08:00
2019-12-05 11:38:40 -08:00
2019-12-01 18:43:25 -08:00
2019-11-22 11:16:26 +05:30
2019-12-06 14:19:37 -08:00
2019-12-03 14:37:12 -08:00
2019-12-03 13:58:22 -08:00
2019-12-03 13:58:22 -08:00
2019-11-30 14:35:43 -08:00
2019-12-01 18:42:02 -08:00
2019-12-06 08:28:51 -08:00
2019-12-03 13:58:22 -08:00
2019-11-27 11:06:20 -08:00
2019-12-03 14:09:14 -08:00
2019-12-01 18:43:25 -08:00
2019-12-03 13:58:22 -08:00
2019-12-05 11:43:31 -08:00
2019-12-02 11:41:35 -08:00
2019-11-25 19:40:40 -08:00
2019-12-03 13:58:22 -08:00
2019-12-05 11:43:31 -08:00
2019-12-03 14:37:12 -08:00
2019-12-05 11:28:14 -08:00
2019-12-05 11:43:31 -08:00
2019-12-01 18:39:24 -08:00
2019-12-03 13:31:08 -08:00
2019-12-08 12:23:42 -08:00
2019-12-06 14:19:37 -08:00
2019-11-22 19:56:35 +00:00
2019-12-03 13:58:22 -08:00
2019-12-02 13:37:02 -08:00
2019-12-05 13:18:54 -08:00
2019-12-03 14:09:14 -08:00
2019-12-07 14:51:04 -08:00
2019-12-03 13:58:22 -08:00
2019-11-20 02:15:57 -05:00
2019-12-01 18:01:03 -08:00
2019-12-07 14:49:20 -08:00