Marc Zyngier 830920e065 PCI: dwc: Use interrupt masking instead of disabling
The dwc driver is showing an interesting level of brokeness, as it
insists on using the enable/disable set of registers to mask/unmask
MSIs, meaning that an MSIs being generated while the interrupt is in
that "disabled" state will simply be lost.

Let's move to the mask/unmask set of registers, which offers the
expected semantics.

Fixes: 7c5925afbc58 ("PCI: dwc: Move MSI IRQs allocation to IRQ domains
hierarchical API")
Link: https://lore.kernel.org/linux-pci/20181113225734.8026-1-marc.zyngier@arm.com/
Tested-by: Niklas Cassel <niklas.cassel@linaro.org>
Tested-by: Gustavo Pimentel <gustavo.pimentel@synopsys.com>
Tested-by: Stanimir Varbanov <svarbanov@mm-sol.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
[lorenzo.pieralisi@arm.com: updated commit log]
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: stable@vger.kernel.org
2018-12-11 10:37:13 +00:00
..
2018-10-20 11:45:30 -05:00
2018-03-19 14:20:43 -05:00
2018-03-19 14:20:43 -05:00
2018-10-20 11:45:30 -05:00
2018-08-15 14:58:54 -05:00
2018-03-19 14:20:43 -05:00
2018-10-02 10:14:32 +02:00
2018-03-19 14:20:43 -05:00
2018-08-15 14:58:52 -05:00
2018-10-25 06:50:48 -07:00
2018-10-20 11:45:35 -05:00
2018-10-20 11:45:35 -05:00
2018-05-16 07:23:35 +02:00
2018-06-29 21:17:26 -05:00
2018-03-19 14:20:43 -05:00
2018-03-19 14:20:43 -05:00
2018-09-21 12:18:10 -05:00
2018-03-19 14:20:43 -05:00
2018-02-01 11:40:07 -06:00
2018-03-19 14:20:43 -05:00