Takeshi Kihara 83f6941a42 pinctrl: sh-pfc: r8a77990: Add bias pinconf support
This patch implements control of pull-up and pull-down. On this SoC there
is no simple mapping of GP pins to bias register bits, so we need a table.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2018-05-23 14:43:32 +02:00
..
2018-04-12 11:04:35 -07:00
2018-04-13 15:15:15 -07:00
2018-04-06 18:31:06 -07:00
2018-04-10 10:22:27 -07:00
2018-04-10 10:25:57 -07:00
2018-04-10 12:14:37 -07:00
2018-04-04 20:07:20 -07:00
2018-04-05 21:03:42 -07:00
2018-04-12 20:56:10 -07:00
2018-04-09 11:42:31 -07:00
2018-04-09 19:59:54 -07:00
2018-04-04 20:07:20 -07:00
2018-04-05 14:27:02 -07:00
2018-04-11 18:50:41 -07:00
2018-04-11 18:50:41 -07:00
2018-04-07 12:08:19 -07:00
2018-04-10 10:25:57 -07:00
2018-04-10 12:09:27 -07:00
2018-04-12 10:59:03 -07:00
2018-04-10 10:25:57 -07:00
2018-04-04 20:07:20 -07:00
2018-04-15 17:21:30 -07:00
2018-04-04 20:07:20 -07:00
2018-04-05 21:29:35 -07:00
2018-04-05 21:21:08 -07:00
2018-04-05 21:21:08 -07:00
2018-04-13 15:46:21 -07:00
2018-04-10 10:22:27 -07:00
2018-04-15 17:24:12 -07:00
2018-04-03 12:06:21 -07:00
2018-04-11 10:28:39 -07:00
2018-04-05 14:27:02 -07:00
2018-04-06 19:44:27 -07:00
2018-04-10 10:20:00 -07:00
2018-04-11 18:58:27 -07:00
2018-04-12 11:04:35 -07:00
2018-03-29 13:38:10 +03:00