Huang Shijie 851b714b29 serial: mxs-auart: fix the wrong setting order
After set the AUART_CTRL0_CLKGATE, the UART will gate all the clocks off.
So the following line will not take effect.
       ................................................................
 	writel(AUART_INTR_RXIEN | AUART_INTR_RTIEN | AUART_INTR_CTSMIEN,
 			u->membase + AUART_INTR_CLR);
       ................................................................

To fix this issue, the patch moves this gate-off line to
the end of setting registers.

Signed-off-by: Huang Shijie <shijie8@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2012-09-06 09:19:50 -07:00
..
2012-03-28 18:30:01 +01:00
2012-08-13 16:50:19 -07:00
2012-08-13 16:50:19 -07:00
2012-03-28 18:30:03 +01:00
2012-01-26 11:29:47 -08:00
2012-03-28 18:30:03 +01:00
2012-08-27 07:13:33 -07:00
2012-09-05 13:21:46 -07:00
2012-09-05 13:21:46 -07:00
2012-09-05 12:33:39 -07:00
2011-09-22 16:08:57 -07:00
2011-08-26 11:01:15 -07:00
2012-09-05 13:21:46 -07:00
2012-09-06 09:19:50 -07:00
2011-09-22 16:08:57 -07:00
2012-03-23 17:19:37 -07:00
2012-03-28 18:30:03 +01:00
2012-03-28 18:30:03 +01:00
2012-01-26 17:14:50 -08:00
2012-01-26 17:14:50 -08:00