Esben Haabendal 8570043e2c
spi: spi-fsl-dspi: Fixup regmap configuration
Mark volatile registers to avoid caching bugs.

Note: SPI_MCR is marked volatile because of CLR_TXF and CLR_RXF bits.

Signed-off-by: Esben Haabendal <eha@deif.com>
Acked-by: Martin Hundebøll <martin@geanix.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2018-06-20 14:46:55 +01:00
..
2018-05-31 11:23:09 +01:00
2017-07-17 12:09:38 +01:00
2016-07-07 11:44:43 +02:00
2018-05-03 10:27:21 +09:00
2018-05-03 10:27:43 +09:00
2017-08-23 17:12:05 +01:00
2017-01-23 18:09:37 +00:00
2018-04-24 16:10:12 +01:00
2017-08-10 15:50:23 +01:00
2017-05-26 12:41:07 +01:00