d5c421d24d
@xilinx.com is still working but better to switch to new amd.com after AMD/Xilinx acquisition. Acked-by: Sebastian Reichel <sebastian.reichel@collabora.com> Acked-by: Wolfram Sang <wsa@kernel.org> # for I2C Acked-by: Mark Brown <broonie@kernel.org> Acked-by: Jassi Brar <jassisinghbrar@gmail.com> Acked-by: Damien Le Moal <dlemoal@kernel.org> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Acked-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/f5b2bd1e78407e4128fc8f0b5874ba723e710a88.1684245058.git.michal.simek@amd.com
44 lines
915 B
YAML
44 lines
915 B
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: "http://devicetree.org/schemas/gpio/xlnx,zynqmp-gpio-modepin.yaml#"
|
|
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
|
|
|
|
title: ZynqMP Mode Pin GPIO controller
|
|
|
|
description:
|
|
PS_MODE is 4-bits boot mode pins sampled on POR deassertion. Mode Pin
|
|
GPIO controller with configurable from numbers of pins (from 0 to 3 per
|
|
PS_MODE). Every pin can be configured as input/output.
|
|
|
|
maintainers:
|
|
- Piyush Mehta <piyush.mehta@amd.com>
|
|
|
|
properties:
|
|
compatible:
|
|
const: xlnx,zynqmp-gpio-modepin
|
|
|
|
gpio-controller: true
|
|
|
|
"#gpio-cells":
|
|
const: 2
|
|
|
|
required:
|
|
- compatible
|
|
- gpio-controller
|
|
- "#gpio-cells"
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
zynqmp-firmware {
|
|
gpio {
|
|
compatible = "xlnx,zynqmp-gpio-modepin";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
};
|
|
|
|
...
|