ba6ed462dc
Baikal-T1 SoC is equipped with DWC PCIe v4.60a host controller. It can be trained to work up to Gen.3 speed over up to x4 lanes. The host controller is attached to the DW PCIe 3.0 PCS via the PIPE-4 interface, which in its turn is connected to the DWC 10G PHY. The whole system is supposed to be fed up with four clock sources: DBI peripheral clock, AXI application clocks and external PHY/core reference clock generating the 100MHz signal. In addition to that the platform provide a way to reset each part of the controller: sticky/non-sticky bits, host controller core, PIPE interface, PCS/PHY and Hot/Power reset signal. The driver also provides a way to handle the GPIO-based PERST# signal. Note due to the Baikal-T1 MMIO peculiarity we have to implement the DBI interface accessors which make sure the IO operations are dword-aligned. Link: https://lore.kernel.org/r/20221113191301.5526-21-Sergey.Semin@baikalelectronics.ru Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org>
50 lines
2.0 KiB
Makefile
50 lines
2.0 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
obj-$(CONFIG_PCIE_DW) += pcie-designware.o
|
|
obj-$(CONFIG_PCIE_DW_HOST) += pcie-designware-host.o
|
|
obj-$(CONFIG_PCIE_DW_EP) += pcie-designware-ep.o
|
|
obj-$(CONFIG_PCIE_DW_PLAT) += pcie-designware-plat.o
|
|
obj-$(CONFIG_PCIE_BT1) += pcie-bt1.o
|
|
obj-$(CONFIG_PCI_DRA7XX) += pci-dra7xx.o
|
|
obj-$(CONFIG_PCI_EXYNOS) += pci-exynos.o
|
|
obj-$(CONFIG_PCIE_FU740) += pcie-fu740.o
|
|
obj-$(CONFIG_PCI_IMX6) += pci-imx6.o
|
|
obj-$(CONFIG_PCIE_SPEAR13XX) += pcie-spear13xx.o
|
|
obj-$(CONFIG_PCI_KEYSTONE) += pci-keystone.o
|
|
obj-$(CONFIG_PCI_LAYERSCAPE) += pci-layerscape.o
|
|
obj-$(CONFIG_PCI_LAYERSCAPE_EP) += pci-layerscape-ep.o
|
|
obj-$(CONFIG_PCIE_QCOM) += pcie-qcom.o
|
|
obj-$(CONFIG_PCIE_QCOM_EP) += pcie-qcom-ep.o
|
|
obj-$(CONFIG_PCIE_ARMADA_8K) += pcie-armada8k.o
|
|
obj-$(CONFIG_PCIE_ARTPEC6) += pcie-artpec6.o
|
|
obj-$(CONFIG_PCIE_ROCKCHIP_DW_HOST) += pcie-dw-rockchip.o
|
|
obj-$(CONFIG_PCIE_INTEL_GW) += pcie-intel-gw.o
|
|
obj-$(CONFIG_PCIE_KEEMBAY) += pcie-keembay.o
|
|
obj-$(CONFIG_PCIE_KIRIN) += pcie-kirin.o
|
|
obj-$(CONFIG_PCIE_HISI_STB) += pcie-histb.o
|
|
obj-$(CONFIG_PCI_MESON) += pci-meson.o
|
|
obj-$(CONFIG_PCIE_TEGRA194) += pcie-tegra194.o
|
|
obj-$(CONFIG_PCIE_UNIPHIER) += pcie-uniphier.o
|
|
obj-$(CONFIG_PCIE_UNIPHIER_EP) += pcie-uniphier-ep.o
|
|
obj-$(CONFIG_PCIE_VISCONTI_HOST) += pcie-visconti.o
|
|
|
|
# The following drivers are for devices that use the generic ACPI
|
|
# pci_root.c driver but don't support standard ECAM config access.
|
|
# They contain MCFG quirks to replace the generic ECAM accessors with
|
|
# device-specific ones that are shared with the DT driver.
|
|
|
|
# The ACPI driver is generic and should not require driver-specific
|
|
# config options to be enabled, so we always build these drivers on
|
|
# ARM64 and use internal ifdefs to only build the pieces we need
|
|
# depending on whether ACPI, the DT driver, or both are enabled.
|
|
|
|
obj-$(CONFIG_PCIE_AL) += pcie-al.o
|
|
obj-$(CONFIG_PCI_HISI) += pcie-hisi.o
|
|
|
|
ifdef CONFIG_ACPI
|
|
ifdef CONFIG_PCI_QUIRKS
|
|
obj-$(CONFIG_ARM64) += pcie-al.o
|
|
obj-$(CONFIG_ARM64) += pcie-hisi.o
|
|
obj-$(CONFIG_ARM64) += pcie-tegra194-acpi.o
|
|
endif
|
|
endif
|