Chuanhua Han 86c457e399 arm64: dts: ls1088a: Fix incorrect I2C clock divider
Ls1088a platform, the i2c input clock is actually platform pll CLK / 8
(this is the hardware connection), other clock divider can not get the
correct i2c clock, resulting in the output of SCL pin clock is not
accurate.

Signed-off-by: Chuanhua Han <chuanhua.han@nxp.com>
Acked-by: Li Yang <leoyang.li@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2019-08-19 16:04:48 +02:00
..
2019-07-19 17:27:27 -07:00
2019-07-20 09:34:55 -07:00
2019-07-12 15:35:14 -07:00
2019-07-08 09:54:55 -07:00
2019-07-18 12:26:59 -07:00
2019-07-19 17:05:08 -07:00
2019-07-12 16:06:27 -07:00