Paul Hsieh 8747075f54 drm/amd/display: read invalid ddc pin status cause engine busy
[Why]
There is no DDC_6 pin on new asic cause the mapping table is
incorrect. When app try to access DDC_VGA port, driver read
an invalid ddc pin status and report engine busy.

[How]
Add dummy DDC_6 pin to align gpio structure.

Reviewed-by: Alvin Lee <Alvin.Lee2@amd.com>
Acked-by: Stylon Wang <stylon.wang@amd.com>
Signed-off-by: Paul Hsieh <Paul.Hsieh@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2022-12-06 10:16:24 -05:00
..
2022-10-21 18:08:30 -07:00
2022-10-10 09:10:28 -07:00
2022-10-12 10:23:24 -07:00
2022-10-12 10:23:24 -07:00
2022-10-21 15:14:14 -07:00
2022-10-08 09:46:29 -07:00
2022-10-14 18:41:41 -07:00
2022-11-04 12:33:04 +10:00
2022-10-12 10:23:24 -07:00
2022-10-21 17:41:57 -07:00
2022-10-10 13:59:01 -07:00
2022-09-21 20:33:49 +02:00
2022-10-11 10:53:25 -07:00
2022-10-12 10:23:24 -07:00
2022-10-09 14:05:15 -07:00
2022-10-14 18:41:41 -07:00
2022-10-21 15:14:14 -07:00
2022-10-10 13:13:51 -07:00
2022-10-14 12:38:03 -07:00
2022-10-11 11:08:18 -07:00
2022-10-12 10:23:24 -07:00
2022-10-12 10:35:20 -07:00
2022-10-10 09:10:28 -07:00
2022-10-07 11:32:10 -07:00
2022-10-07 11:24:20 -07:00
2022-10-14 18:36:42 -07:00
2022-10-07 16:13:55 -07:00
2022-10-04 19:36:53 -07:00
2022-10-07 12:33:18 -07:00
2022-10-10 14:02:53 -07:00
2022-10-12 14:46:48 -07:00
2022-10-10 14:02:53 -07:00
2022-10-21 12:25:39 -07:00
2022-10-25 11:42:18 +10:00