8768a26cea
There are two reset controllers in hi6220 SoC: The peripheral reset controller bits are part of sysctrl registers. The media reset controller bits are part of mediactrl registers. So change register access to syscon way. And rename current reset controller to peripheral one. Signed-off-by: Chen Feng <puck.chen@hisilicon.com> Signed-off-by: Xia Qing <saberlily.xia@hisilicon.com> Signed-off-by: Xinliang Liu <xinliang.liu@linaro.org> Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
113 lines
2.9 KiB
C
113 lines
2.9 KiB
C
/*
|
|
* Hisilicon Hi6220 reset controller driver
|
|
*
|
|
* Copyright (c) 2016 Linaro Limited.
|
|
* Copyright (c) 2015-2016 Hisilicon Limited.
|
|
*
|
|
* Author: Feng Chen <puck.chen@hisilicon.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/io.h>
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/mfd/syscon.h>
|
|
#include <linux/reset-controller.h>
|
|
#include <linux/reset.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#define PERIPH_ASSERT_OFFSET 0x300
|
|
#define PERIPH_DEASSERT_OFFSET 0x304
|
|
#define PERIPH_MAX_INDEX 0x509
|
|
|
|
#define to_reset_data(x) container_of(x, struct hi6220_reset_data, rc_dev)
|
|
|
|
struct hi6220_reset_data {
|
|
struct reset_controller_dev rc_dev;
|
|
struct regmap *regmap;
|
|
};
|
|
|
|
static int hi6220_peripheral_assert(struct reset_controller_dev *rc_dev,
|
|
unsigned long idx)
|
|
{
|
|
struct hi6220_reset_data *data = to_reset_data(rc_dev);
|
|
struct regmap *regmap = data->regmap;
|
|
u32 bank = idx >> 8;
|
|
u32 offset = idx & 0xff;
|
|
u32 reg = PERIPH_ASSERT_OFFSET + bank * 0x10;
|
|
|
|
return regmap_write(regmap, reg, BIT(offset));
|
|
}
|
|
|
|
static int hi6220_peripheral_deassert(struct reset_controller_dev *rc_dev,
|
|
unsigned long idx)
|
|
{
|
|
struct hi6220_reset_data *data = to_reset_data(rc_dev);
|
|
struct regmap *regmap = data->regmap;
|
|
u32 bank = idx >> 8;
|
|
u32 offset = idx & 0xff;
|
|
u32 reg = PERIPH_DEASSERT_OFFSET + bank * 0x10;
|
|
|
|
return regmap_write(regmap, reg, BIT(offset));
|
|
}
|
|
|
|
static const struct reset_control_ops hi6220_peripheral_reset_ops = {
|
|
.assert = hi6220_peripheral_assert,
|
|
.deassert = hi6220_peripheral_deassert,
|
|
};
|
|
|
|
static int hi6220_reset_probe(struct platform_device *pdev)
|
|
{
|
|
struct device_node *np = pdev->dev.of_node;
|
|
struct device *dev = &pdev->dev;
|
|
struct hi6220_reset_data *data;
|
|
struct regmap *regmap;
|
|
|
|
data = devm_kzalloc(dev, sizeof(*data), GFP_KERNEL);
|
|
if (!data)
|
|
return -ENOMEM;
|
|
|
|
regmap = syscon_node_to_regmap(np);
|
|
if (IS_ERR(regmap)) {
|
|
dev_err(dev, "failed to get reset controller regmap\n");
|
|
return PTR_ERR(regmap);
|
|
}
|
|
|
|
data->regmap = regmap;
|
|
data->rc_dev.of_node = np;
|
|
data->rc_dev.ops = &hi6220_peripheral_reset_ops;
|
|
data->rc_dev.nr_resets = PERIPH_MAX_INDEX;
|
|
|
|
return reset_controller_register(&data->rc_dev);
|
|
}
|
|
|
|
static const struct of_device_id hi6220_reset_match[] = {
|
|
{
|
|
.compatible = "hisilicon,hi6220-sysctrl",
|
|
},
|
|
{ /* sentinel */ },
|
|
};
|
|
MODULE_DEVICE_TABLE(of, hi6220_reset_match);
|
|
|
|
static struct platform_driver hi6220_reset_driver = {
|
|
.probe = hi6220_reset_probe,
|
|
.driver = {
|
|
.name = "reset-hi6220",
|
|
.of_match_table = hi6220_reset_match,
|
|
},
|
|
};
|
|
|
|
static int __init hi6220_reset_init(void)
|
|
{
|
|
return platform_driver_register(&hi6220_reset_driver);
|
|
}
|
|
|
|
postcore_initcall(hi6220_reset_init);
|