Marc Zyngier 8892b71885 arm64: capabilities: Rework EL2 vector hardening entry
Since 5e7951ce19ab ("arm64: capabilities: Clean up midr range helpers"),
capabilities must be represented with a single entry. If multiple
CPU types can use the same capability, then they need to be enumerated
in a list.

The EL2 hardening stuff (which affects both A57 and A72) managed to
escape the conversion in the above patch thanks to the 4.17 merge
window. Let's fix it now.

Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2018-04-11 18:49:30 +01:00
..
2017-11-15 10:56:56 -08:00
2018-02-09 09:44:25 -08:00
2018-04-09 11:42:31 -07:00
2018-03-19 18:14:27 +00:00
2018-02-08 10:44:25 -08:00
2018-02-26 10:48:01 +01:00
2018-01-13 10:45:03 +00:00
2018-04-09 11:42:31 -07:00
2018-01-13 10:45:10 +00:00
2017-08-09 12:16:28 +01:00