Claudiu Beznea 892e1f4a3a ARM: at91: pm: add sama7g5 ddr phy controller
SAMA7G5 self-refresh procedure accesses also the DDR PHY registers.
Adapt the code so that the at91_dt_ramc() to look also for DDR PHYs,
in case it is mandatory.

Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Signed-off-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20210415105010.569620-19-claudiu.beznea@microchip.com
2021-07-19 14:32:12 +02:00
..
2021-07-10 09:33:54 -07:00
2021-07-10 10:29:35 -07:00
2021-05-06 09:28:07 -07:00
2021-07-10 09:22:44 -07:00
2021-07-06 11:52:58 -07:00
2021-07-10 09:22:44 -07:00