Zhipeng Gong 89babe7cf1 drm/i915/gvt: Update time slice more frequently
When there is only one vGPU in GVT-g and it submits workloads
continuously, it will not be scheduled out, vgpu_update_timeslice
is not called and its sched_in_time is not updated in a long time,
which can be several seconds or longer.
Once GVT-g pauses to submit workload for this vGPU due to heavy
host CPU workload, this vGPU get scheduled out and
vgpu_update_timeslice is called, its left_ts will be subtract
by a big value from sched_out_time - sched_in_time.
When GVT-g is going to submit workload for this vGPU again,
it will not be scheduled in until gvt_balance_timeslice reaches
stage 0 and reset its left_ts, which introduces several
hunderand milliseconds latency.

This patch updates time slice in every ms to update sched_in_time
timely.

v2: revise commit message
v3: use more concise expr. (Zhenyu)

Signed-off-by: Zhipeng Gong <zhipeng.gong@intel.com>
Cc: Zhenyu Wang <zhenyuw@linux.intel.com>
Cc: Min He <min.he@intel.com>
Signed-off-by: Zhi Wang <zhi.a.wang@intel.com>
2018-04-23 13:09:32 +08:00
..
2018-02-15 14:50:32 -08:00
2018-03-02 10:44:44 +01:00
2018-02-02 10:01:04 -08:00
2018-02-26 09:28:35 -08:00
2018-03-14 15:39:33 -04:00
2018-03-05 07:57:41 -05:00
2018-03-09 09:33:48 -08:00
2018-03-21 11:10:20 +01:00
2018-02-01 10:31:17 -08:00
2018-03-08 10:39:58 -07:00
2018-01-02 14:46:35 +01:00
2018-03-28 14:30:41 +10:00
2018-03-28 14:30:41 +10:00
2018-03-12 15:11:59 +05:30
2018-03-14 13:01:14 -07:00
2017-12-18 16:47:27 +01:00
2018-02-05 10:07:40 -08:00
2018-02-06 09:59:40 -08:00
2018-03-20 16:59:01 -07:00
2017-12-19 10:56:53 +01:00
2018-01-22 16:45:26 +01:00
2018-03-28 14:30:41 +10:00
2018-03-25 07:04:00 -10:00
2018-01-09 16:15:20 +01:00
2018-03-28 14:30:41 +10:00
2018-03-09 16:54:18 -08:00
2018-02-01 10:31:17 -08:00
2018-02-06 09:59:40 -08:00