Rabin Vincent f941461c92 ARM: net: bpf: fix zero right shift
The LSR instruction cannot be used to perform a zero right shift since a
0 as the immediate value (imm5) in the LSR instruction encoding means
that a shift of 32 is perfomed.  See DecodeIMMShift() in the ARM ARM.

Make the JIT skip generation of the LSR if a zero-shift is requested.

This was found using american fuzzy lop.

Signed-off-by: Rabin Vincent <rabin@rab.in>
Acked-by: Alexei Starovoitov <ast@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-01-06 01:32:09 -05:00
..
2016-01-06 01:32:09 -05:00
2015-11-10 10:05:17 -08:00
2015-11-12 15:26:39 -08:00
2015-12-29 17:45:49 -08:00
2015-11-22 11:35:26 +01:00
2015-11-10 16:24:25 -08:00
2015-11-26 22:25:58 +08:00
2015-12-21 10:16:18 +01:00
2015-12-12 10:15:34 -08:00
2015-11-23 09:44:58 +01:00
2015-12-08 22:26:00 +01:00
2015-11-11 09:16:10 -08:00