Jiaxun Yang 9d6e21ddf2 MIPS: Clear Cause.BD in instruction_pointer_set
Clear Cause.BD after we use instruction_pointer_set to override
EPC.

This can prevent exception_epc check against instruction code at
new return address.
It won't be considered as "in delay slot" after epc being overridden
anyway.

Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
2024-02-12 23:04:40 +01:00
..
2024-01-18 17:25:39 -08:00
2024-01-10 18:13:44 -08:00
2024-01-17 11:27:23 -08:00
2024-01-18 15:01:28 -08:00
2023-09-05 10:09:31 -07:00
2024-01-20 09:24:06 -08:00