Animesh Manna 8cdf727119 drm/i915/dp: Program vswing, pre-emphasis, test-pattern
This patch process phy compliance request by programming requested
vswing, pre-emphasis and test pattern.

v1: Initial patch.
v2: Fixes added during testing with test-scope. (Khaled/Clint/Manasi)
- pipe used as argument during registers programming instead of port.
- TRANS_CONF must be disable/enable as well during ddi disable/enable.
- harcoded PLTPAT 80 bit custom pattern as the DPR-100 does not set it
in the sink’s DPCDs
- TRANS_DDI_FUNC_CTL DDI_Select (Bits 27:30) need to reset/set during
disable/enable.
v3: used macros instead of numbers and some cosmetic changes. [Manasi]

Cc: Clinton Taylor <Clinton.A.Taylor@intel.com>
Cc: Manasi Navare <manasi.d.navare@intel.com>
Signed-off-by: Animesh Manna <animesh.manna@intel.com>
Signed-off-by: Khaled Almahallawy <khaled.almahallawy@intel.com>
Reviewed-by: Manasi Navare <manasi.d.navare@intel.com>
Signed-off-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200316103759.12867-8-animesh.manna@intel.com
2020-04-08 14:41:09 +02:00
..
2020-03-02 09:22:43 +01:00
2020-03-31 15:15:47 +10:00
2020-03-31 15:15:47 +10:00
2020-03-31 15:15:47 +10:00
2020-03-11 07:27:21 +10:00
2020-02-21 05:44:40 +10:00
2020-03-20 13:08:38 +10:00
2020-03-02 09:22:49 +01:00
2020-03-12 12:42:56 +10:00
2020-03-02 09:22:56 +01:00
2020-03-31 15:15:47 +10:00
2020-03-11 07:27:21 +10:00
2020-03-19 10:11:09 +10:00
2020-03-27 13:38:47 +01:00
2020-03-12 12:42:56 +10:00
2020-03-16 09:26:18 +01:00
2020-03-11 07:27:21 +10:00
2020-01-14 16:22:17 -05:00
2019-10-08 18:29:00 +02:00
2020-03-31 15:15:47 +10:00
2020-01-14 16:22:17 -05:00
2020-01-14 16:22:17 -05:00
2020-03-16 09:27:09 +01:00
2020-03-09 09:22:50 +00:00
2020-03-16 09:25:22 +01:00