Benjamin Herrenschmidt 25642705b2 powerpc/xive: Fix offset for store EOI MMIOs
Architecturally we should apply a 0x400 offset for these. Not doing
it will break future HW implementations.

The offset of 0 is supposed to remain for "triggers" though not all
sources support both trigger and store EOI, and in P9 specifically,
some sources will treat 0 as a store EOI. But future chips will not.
So this makes us use the properly architected offset which should work
always.

Fixes: 243e25112d06 ("powerpc/xive: Native exploitation of the XIVE interrupt controller")
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-06-15 23:29:39 +10:00
..
2016-09-20 20:57:12 +10:00
2010-03-04 10:43:58 -06:00
2016-08-07 23:50:09 -04:00
2016-09-20 20:57:12 +10:00
2016-09-20 20:57:12 +10:00
2016-09-20 20:57:12 +10:00
2016-09-20 20:57:12 +10:00
2016-09-20 20:57:12 +10:00
2016-09-25 02:38:51 -05:00
2013-10-09 20:04:11 -05:00
2016-09-20 20:57:12 +10:00
2016-09-20 20:57:12 +10:00
2014-09-25 23:14:46 +10:00