Jonathan Cameron 8ff2eb625c iio: frequency: ad9523: Fix alignment for DMA safety
____cacheline_aligned is an insufficient guarantee for non-coherent DMA
on platforms with 128 byte cachelines above L1.  Switch to the updated
IIO_DMA_MINALIGN definition.

Updated help text to 'may' require buffers to be in their own cacheline.

Fixes: cd1678f96329 ("iio: frequency: New driver for AD9523 SPI Low Jitter Clock Generator")
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Acked-by: Nuno Sá <nuno.sa@analog.com>
Link: https://lore.kernel.org/r/20220508175712.647246-66-jic23@kernel.org
2022-06-14 11:53:17 +01:00
..
2022-06-03 11:48:47 -07:00
2022-06-02 15:23:54 -07:00
2022-06-04 13:42:53 -07:00
2022-06-03 11:48:47 -07:00
2022-06-03 11:48:47 -07:00
2022-05-29 11:38:27 -07:00
2022-05-25 16:18:27 -07:00
2022-06-05 09:12:28 -07:00
2022-06-04 14:04:27 -07:00
2022-06-03 11:48:47 -07:00
2022-05-26 21:08:40 -07:00
2022-06-04 13:42:53 -07:00
2022-05-31 09:56:54 -07:00
2022-06-02 15:23:54 -07:00
2022-06-03 10:25:56 -07:00
2022-06-02 15:23:54 -07:00
2022-06-02 15:23:54 -07:00
2022-06-04 14:04:27 -07:00
2022-05-27 21:24:19 -07:00
2022-06-05 09:25:12 -07:00
2022-05-25 16:18:27 -07:00
2022-05-25 15:02:26 +02:00
2022-06-03 11:48:47 -07:00
2022-06-02 15:23:54 -07:00
2022-05-23 21:06:11 -07:00
2022-05-19 16:56:17 +02:00
2022-05-30 11:01:50 -07:00
2022-06-03 11:48:47 -07:00
2022-06-02 15:23:54 -07:00
2022-06-03 11:48:47 -07:00
2022-06-05 09:25:12 -07:00
2022-06-03 11:48:47 -07:00
2022-06-03 11:48:47 -07:00
2022-06-04 13:42:53 -07:00
2022-06-05 09:25:12 -07:00
2022-06-03 11:48:47 -07:00
2022-06-01 13:49:15 -07:00
2022-05-31 12:45:10 -04:00
2022-06-02 15:27:44 -07:00
2022-06-04 13:42:53 -07:00
2022-06-05 09:25:12 -07:00
2022-06-05 09:25:12 -07:00