Andrey Gusakov 9217c1abbc drm/bridge: tc358767: fix AUXDATAn registers access
First four bytes should go to DP0_AUXWDATA0. Due to bug if
len > 4 first four bytes was writen to DP0_AUXWDATA1 and all
data get shifted by 4 bytes. Fix it.

Acked-by: Philipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: Andrey Gusakov <andrey.gusakov@cogentembedded.com>
Signed-off-by: Andrzej Hajda <a.hajda@samsung.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1510073785-16108-6-git-send-email-andrey.gusakov@cogentembedded.com
2017-11-30 07:56:12 +01:00
..
2017-09-02 14:23:06 +02:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-27 10:54:33 +01:00
2017-11-15 20:42:10 -08:00
2017-10-01 17:01:39 +02:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-27 10:54:33 +01:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-27 10:54:33 +01:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-10-25 16:31:29 +10:00
2017-11-27 10:54:33 +01:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00