Frederic Barrat 923adb1646 cxl: Fix PSL timebase synchronization detection
The PSL timebase synchronization is seemingly failing for
configuration not including VIRT_CPU_ACCOUNTING_NATIVE. The driver
shows the following trace in dmesg:
PSL: Timebase sync: giving up!

The PSL timebase register is actually syncing correctly, but the cxl
driver is not detecting it. Fix is to use the proper timebase-to-time
conversion.

Signed-off-by: Frederic Barrat <fbarrat@linux.vnet.ibm.com>
Cc: <stable@vger.kernel.org> # 4.3+
Acked-by: Michael Neuling <mikey@neuling.org>
Reviewed-by: Matthew R. Ochs <mrochs@linux.vnet.ibm.com>
Acked-by: Ian Munsie <imunsie@au1.ibm.com>
Reviewed-by: Andrew Donnellan <andrew.donnellan@au1.ibm.com>
Reviewed-by: Vaibhav Jain <vaibhav@linux.vnet.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2016-02-29 21:36:00 +11:00
..
2016-01-13 19:15:14 -08:00
2016-01-17 13:31:50 -08:00
2016-01-15 13:18:47 -08:00
2016-01-15 13:18:47 -08:00
2016-01-15 13:18:47 -08:00
2016-01-20 10:15:21 -08:00
2016-01-13 10:23:36 -08:00
2016-01-19 09:35:06 -08:00
2016-01-12 12:17:28 +01:00
2016-01-15 12:28:00 -08:00
2016-01-18 11:58:31 -08:00
2016-01-13 11:25:54 -08:00
2016-01-14 11:13:28 -08:00
2016-01-17 12:05:31 -08:00
2016-01-19 17:54:15 -08:00
2016-01-12 01:12:40 +01:00
2016-01-15 12:14:47 -08:00
2016-01-18 12:10:45 -08:00
2016-01-18 16:44:24 -08:00
2016-01-15 13:18:47 -08:00
2016-01-15 13:18:47 -08:00
2016-01-18 11:58:31 -08:00
2016-01-18 16:44:24 -08:00