Ryder Lee 936ceb12c5 clk: mediatek: update missing clock data for MT7622 audsys
Add missing clock data 'CLK_AUDIO_AFE_CONN' for MT7622 audsys.

Signed-off-by: Ryder Lee <ryder.lee@mediatek.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2018-03-19 13:40:57 -07:00
..
2017-11-03 09:02:30 -07:00
2017-11-01 23:25:43 -07:00
2017-12-28 10:43:30 -08:00
2016-03-02 17:48:26 -08:00
2017-09-29 14:17:17 -07:00
2016-10-23 10:18:45 -07:00
2017-12-06 23:07:34 -08:00
2017-11-01 23:25:51 -07:00
2017-11-01 23:25:51 -07:00