Alex Dai 93f253187c drm/i915/guc: Media domain bit needed when notify GuC rc6 state
GuC expects two bits for Render and Media domain separately when
driver sends data via host2guc SAMPLE_FORCEWAKE. Bit 0 is for
Render and bit 1 is for Media domain.

v2: Keep sync with code for WaRsDoubleRc6WrlWithCoarsePowerGating

v1: Add parameters definition to avoid magic value

Signed-off-by: Alex Dai <yu.dai@intel.com>
Reviewed-by: Tom O'Rourke <Tom.O'Rourke@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2015-09-30 17:15:12 +02:00
..
2015-09-24 17:18:41 +02:00
2015-09-24 17:18:41 +02:00
2015-09-24 17:18:41 +02:00
2015-08-07 14:46:24 +02:00
2015-09-24 17:18:41 +02:00
2015-09-24 17:18:41 +02:00
2015-08-24 16:36:42 +10:00
2015-09-09 15:05:17 +02:00
2015-07-22 16:25:45 +02:00