Vijay Purushothaman 9473c8f485 drm/i915: Set aux clk to 100MHz for Valleyview
Set hrawclk to 200 MHz and aux divider clock to 100 MHz for Valleyview.
This enables the aux transactions in Valleyview.

Signed-off-by: Vijay Purushothaman <vijay.a.purushothaman@intel.com>
Signed-off-by: Ben Widawsky <benjamin.widawsky@intel.com>
Acked-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-09-28 16:42:52 +02:00
..
2012-08-02 13:51:46 -04:00
2012-07-30 09:32:39 -07:00
2012-08-13 14:34:02 +08:00
2012-09-04 13:58:11 -04:00
2012-09-24 18:17:12 +02:00
2012-07-31 08:16:22 -06:00
2012-07-31 08:16:22 -06:00