8582f6d158
The PCIe host controller found on Tegra20 has a hardware bug that causes PCIe interrupts to get lost when LP2 is enabled. Stub out the workaround on 64-bit ARM because none of the more recent Tegra SoC generations seem to have this bug anymore. Signed-off-by: Thierry Reding <treding@nvidia.com>
26 lines
795 B
C
26 lines
795 B
C
/*
|
|
* Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#ifndef __SOC_TEGRA_CPUIDLE_H__
|
|
#define __SOC_TEGRA_CPUIDLE_H__
|
|
|
|
#if defined(CONFIG_ARM) && defined(CONFIG_CPU_IDLE)
|
|
void tegra_cpuidle_pcie_irqs_in_use(void);
|
|
#else
|
|
static inline void tegra_cpuidle_pcie_irqs_in_use(void)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
#endif /* __SOC_TEGRA_CPUIDLE_H__ */
|