Will Deacon 98448cdfe7 arm64: cpufeature: Relax checks for AArch32 support at EL[0-2]
We don't need to be quite as strict about mismatched AArch32 support,
which is good because the friendly hardware folks have been busy
mismatching this to their hearts' content.

  * We don't care about EL2 or EL3 (there are silly comments concerning
    the latter, so remove those)

  * EL1 support is gated by the ARM64_HAS_32BIT_EL1 capability and handled
    gracefully when a mismatch occurs

  * EL0 support is gated by the ARM64_HAS_32BIT_EL0 capability and handled
    gracefully when a mismatch occurs

Relax the AArch32 checks to FTR_NONSTRICT.

Tested-by: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Link: https://lore.kernel.org/r/20200421142922.18950-8-will@kernel.org
Signed-off-by: Will Deacon <will@kernel.org>
2020-04-28 14:23:42 +01:00
..
2020-04-03 13:12:26 -07:00
2020-04-03 13:12:26 -07:00
2019-07-08 09:54:55 -07:00
2019-11-06 14:17:36 +00:00
2019-11-25 19:40:40 -08:00
2019-07-08 09:54:55 -07:00
2020-02-11 09:47:01 +00:00
2019-11-06 14:17:35 +00:00
2019-07-15 20:44:49 -07:00
2020-03-31 10:05:01 -07:00
2019-04-23 18:01:57 +01:00
2020-03-31 10:05:01 -07:00
2019-12-08 14:37:32 +01:00
2019-12-06 14:18:01 -08:00