982365a8f5
* Support for hibernation. * .rela.dyn has been moved to init. * A fix for the SBI probing to allow for implementation-defined behavior. * Various other fixes and cleanups throughout the tree. -----BEGIN PGP SIGNATURE----- iQJHBAABCAAxFiEEKzw3R0RoQ7JKlDp6LhMZ81+7GIkFAmRVHRATHHBhbG1lckBk YWJiZWx0LmNvbQAKCRAuExnzX7sYiearD/9tUL5STN3icSO58t2EBAmp4CuyBqWo KVhOmLmvZqz259GeqfcRsHANszLTwRPzyWxHQJGugPzAphZu3ukQRR8BEDTwwZJO toIhv9hXZ4RAu8Chi6Fs/J1WyYVyqSneGTk68xXBXOmm1MWaqU91z92Q5bJGfWqy yBSPOTMFvnHHAOdhIXigxLl+z0Y9EV013L18aesHArnuDHIgPGSF9UI6slQ7ThNV PhR+VsApd3Ho7+njOzK+mn+1afICKXXGAtmrPjyEt+nE4LmaJc/XY471SPTSlr3U BLWm3jmVTK/0peZxce4I2H6k3gz21PiSAy21E+26Bp2+lZD1iWH601eUyasLY88n FYXF5VQNvwMx8Ba/yN4VmQ8M25eJ7s7AKWvGa6VLwu0iHxGWmePqoaFuI6JaSXON TzJFJDN9xAaBf4Jt7c2c4X9tPJTEFZu6V51AaDDJllw/IJicwHNlNskZUsfvmqqb wE/fF6VtcrvEoeKvizOyZGXMs6Wgg6soufL0Ve8rD12U6ZBknVkGruQxF7B+JYsJ Ri6ndfKuguMRm6hZmJlVCfFULtm+D6wFczWmmfF562AFISAticib8u/kPz3jAGCu GbozEi333FFLBat2QpPK9zL0sH6tj7GCT3ppJjpjUtCmGPyyZuD8zT3rgTxSc8pe fp1EE13A2rsU3A== =xoqj -----END PGP SIGNATURE----- Merge tag 'riscv-for-linus-6.4-mw2' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux Pull more RISC-V updates from Palmer Dabbelt: - Support for hibernation - The .rela.dyn section has been moved to the init area - A fix for the SBI probing to allow for implementation-defined behavior - Various other fixes and cleanups throughout the tree * tag 'riscv-for-linus-6.4-mw2' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux: RISC-V: include cpufeature.h in cpufeature.c riscv: Move .rela.dyn to the init sections dt-bindings: riscv: explicitly mention assumption of Zicsr & Zifencei support riscv: compat_syscall_table: Fixup compile warning RISC-V: fixup in-flight collision with ARCH_WANT_OPTIMIZE_VMEMMAP rename RISC-V: fix sifive and thead section mismatches in errata RISC-V: Align SBI probe implementation with spec riscv: mm: remove redundant parameter of create_fdt_early_page_table riscv: Adjust dependencies of HAVE_DYNAMIC_FTRACE selection RISC-V: Add arch functions to support hibernation/suspend-to-disk RISC-V: mm: Enable huge page support to kernel_page_present() function RISC-V: Factor out common code of __cpu_resume_enter() RISC-V: Change suspend_save_csrs and suspend_restore_csrs to public function
138 lines
2.8 KiB
C
138 lines
2.8 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2019 Western Digital Corporation or its affiliates.
|
|
*
|
|
* Authors:
|
|
* Anup Patel <anup.patel@wdc.com>
|
|
*/
|
|
|
|
#include <linux/errno.h>
|
|
#include <linux/err.h>
|
|
#include <linux/module.h>
|
|
#include <linux/kvm_host.h>
|
|
#include <asm/csr.h>
|
|
#include <asm/hwcap.h>
|
|
#include <asm/sbi.h>
|
|
|
|
long kvm_arch_dev_ioctl(struct file *filp,
|
|
unsigned int ioctl, unsigned long arg)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
|
|
int kvm_arch_hardware_enable(void)
|
|
{
|
|
unsigned long hideleg, hedeleg;
|
|
|
|
hedeleg = 0;
|
|
hedeleg |= (1UL << EXC_INST_MISALIGNED);
|
|
hedeleg |= (1UL << EXC_BREAKPOINT);
|
|
hedeleg |= (1UL << EXC_SYSCALL);
|
|
hedeleg |= (1UL << EXC_INST_PAGE_FAULT);
|
|
hedeleg |= (1UL << EXC_LOAD_PAGE_FAULT);
|
|
hedeleg |= (1UL << EXC_STORE_PAGE_FAULT);
|
|
csr_write(CSR_HEDELEG, hedeleg);
|
|
|
|
hideleg = 0;
|
|
hideleg |= (1UL << IRQ_VS_SOFT);
|
|
hideleg |= (1UL << IRQ_VS_TIMER);
|
|
hideleg |= (1UL << IRQ_VS_EXT);
|
|
csr_write(CSR_HIDELEG, hideleg);
|
|
|
|
/* VS should access only the time counter directly. Everything else should trap */
|
|
csr_write(CSR_HCOUNTEREN, 0x02);
|
|
|
|
csr_write(CSR_HVIP, 0);
|
|
|
|
kvm_riscv_aia_enable();
|
|
|
|
return 0;
|
|
}
|
|
|
|
void kvm_arch_hardware_disable(void)
|
|
{
|
|
kvm_riscv_aia_disable();
|
|
|
|
/*
|
|
* After clearing the hideleg CSR, the host kernel will receive
|
|
* spurious interrupts if hvip CSR has pending interrupts and the
|
|
* corresponding enable bits in vsie CSR are asserted. To avoid it,
|
|
* hvip CSR and vsie CSR must be cleared before clearing hideleg CSR.
|
|
*/
|
|
csr_write(CSR_VSIE, 0);
|
|
csr_write(CSR_HVIP, 0);
|
|
csr_write(CSR_HEDELEG, 0);
|
|
csr_write(CSR_HIDELEG, 0);
|
|
}
|
|
|
|
static int __init riscv_kvm_init(void)
|
|
{
|
|
int rc;
|
|
const char *str;
|
|
|
|
if (!riscv_isa_extension_available(NULL, h)) {
|
|
kvm_info("hypervisor extension not available\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
if (sbi_spec_is_0_1()) {
|
|
kvm_info("require SBI v0.2 or higher\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
if (!sbi_probe_extension(SBI_EXT_RFENCE)) {
|
|
kvm_info("require SBI RFENCE extension\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
kvm_riscv_gstage_mode_detect();
|
|
|
|
kvm_riscv_gstage_vmid_detect();
|
|
|
|
rc = kvm_riscv_aia_init();
|
|
if (rc && rc != -ENODEV)
|
|
return rc;
|
|
|
|
kvm_info("hypervisor extension available\n");
|
|
|
|
switch (kvm_riscv_gstage_mode()) {
|
|
case HGATP_MODE_SV32X4:
|
|
str = "Sv32x4";
|
|
break;
|
|
case HGATP_MODE_SV39X4:
|
|
str = "Sv39x4";
|
|
break;
|
|
case HGATP_MODE_SV48X4:
|
|
str = "Sv48x4";
|
|
break;
|
|
case HGATP_MODE_SV57X4:
|
|
str = "Sv57x4";
|
|
break;
|
|
default:
|
|
return -ENODEV;
|
|
}
|
|
kvm_info("using %s G-stage page table format\n", str);
|
|
|
|
kvm_info("VMID %ld bits available\n", kvm_riscv_gstage_vmid_bits());
|
|
|
|
if (kvm_riscv_aia_available())
|
|
kvm_info("AIA available\n");
|
|
|
|
rc = kvm_init(sizeof(struct kvm_vcpu), 0, THIS_MODULE);
|
|
if (rc) {
|
|
kvm_riscv_aia_exit();
|
|
return rc;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
module_init(riscv_kvm_init);
|
|
|
|
static void __exit riscv_kvm_exit(void)
|
|
{
|
|
kvm_riscv_aia_exit();
|
|
|
|
kvm_exit();
|
|
}
|
|
module_exit(riscv_kvm_exit);
|