Phil Edworthy 9aa2126f16 ARM: dts: r9a06g032: Correct UART and add all other UARTs
- UART0 was missing the bus clock ("apb_pclk").
- Use recently accepted r9a06g032 and rzn1 compat strings.
- Add all the other UARTs.

Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com>
[simon: updated changelog]
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
2018-09-14 15:34:50 +02:00
..
2018-08-25 14:12:36 -07:00
2018-08-25 13:40:38 -07:00
2018-08-25 13:40:38 -07:00
2018-08-23 14:09:37 -07:00
2018-08-25 13:40:38 -07:00
2018-08-25 13:40:38 -07:00
2018-08-25 13:40:38 -07:00
2018-08-25 13:40:38 -07:00
2018-08-23 14:55:01 -07:00