core: - add privacy screen support - move nomodeset option into drm subsystem - clean up nomodeset handling in drivers - make drm_irq.c legacy - fix stack_depot name conflicts - remove DMA_BUF_SET_NAME ioctl restrictions - sysfs: send hotplug event - replace several DRM_* logging macros with drm_* - move hashtable to legacy code - add error return from gem_create_object - cma-helper: improve interfaces, drop CONFIG_DRM_KMS_CMA_HELPER - kernel.h related include cleanups - support XRGB2101010 source buffers ttm: - don't include drm hashtable - stop pruning fences after wait - documentation updates dma-buf: - add dma_resv selftest - add debugfs helpers - remove dma_resv_get_excl_unlocked - documentation - make fences mandatory in dma_resv_add_excl_fence dp: - add link training delay helpers gem: - link shmem/cma helpers into separate modules - use dma_resv iteratior - import dma-buf namespace into gem helper modules scheduler: - fence grab fix - lockdep fixes bridge: - switch to managed MIPI DSI helpers - register and attach during probe fixes - convert to YAML in several places. panel: - add bunch of new panesl simpledrm: - support FB_DAMAGE_CLIPS - support virtual screen sizes - add Apple M1 support amdgpu: - enable seamless boot for DCN 3.01 - runtime PM fixes - use drm_kms_helper_connector_hotplug_event - get all fences at once - use generic drm fb helpers - PSR/DPCD/LTTPR/DSC/PM/RAS/OLED/SRIOV fixes - add smart trace buffer (STB) for supported GPUs - display debugfs entries - new SMU debug option - Documentation update amdkfd: - IP discovery enumeration refactor - interface between driver fixes - SVM fixes - kfd uapi header to define some sysfs bitfields. i915: - support VESA panel backlights - enable ADL-P by default - add eDP privacy screen support - add Raptor Lake S (RPL-S) support - DG2 page table support - lots of GuC/HuC fw refactoring - refactored i915->gt interfaces - CD clock squashing support - enable 10-bit gamma support - update ADL-P DMC fw to v2.14 - enable runtime PM autosuspend by default - ADL-P DSI support - per-lane DP drive settings for ICL+ - add support for pipe C/D DMC firmware - Atomic gamma LUT updates - remove CCS FB stride restrictions on ADL-P - VRR platform support for display 11 - add support for display audio codec keepalive - lots of display refactoring - fix runtime PM handling during PXP suspend - improved eviction performance with async TTM moves - async VMA unbinding improvements - VMA locking refactoring - improved error capture robustness - use per device iommu checks - drop bits stealing from i915_sw_fence function ptr - remove dma_resv_prune - add IC cache invalidation on DG2 nouveau: - crc fixes - validate LUTs in atomic check - set HDMI AVI RGB quant to full tegra: - buffer objects reworks for dma-buf compat - NVDEC driver uAPI support - power management improvements etnaviv: - IOMMU enabled system support - fix > 4GB command buffer mapping - close a DoS vector - fix spurious GPU resets ast: - fix i2c initialization rcar-du: - DSI output support exynos: - replace legacy gpio interface - implement generic GEM object mmap msm: - dpu plane state cleanup in prep for multirect - dpu debugfs cleanups - dp support for sc7280 - a506 support - removal of struct_mutex - remove old eDP sub-driver anx7625: - support MIPI DSI input - support HDMI audio - fix reading EDID lvds: - fix bridge DT bindings megachips: - probe both bridges before registering dw-hdmi: - allow interlace on bridge ps8640: - enable runtime PM - support aux-bus tx358768: - enable reference clock - add pulse mode support ti-sn65dsi86: - use regmap bulk write - add PWM support etnaviv: - get all fences at once gma500: - gem object cleanups kmb: - enable fb console radeon: - use dma_resv_wait_timeout rockchip: - add DSP hold timeout - suspend/resume fixes - PLL clock fixes - implement mmap in GEM object functions - use generic fbdev emulation sun4i: - use CMA helpers without vmap support vc4: - fix HDMI-CEC hang with display is off - power on HDMI controller while disabling - support 4K@60Hz modes - support 10-bit YUV 4:2:0 output vmwgfx: - fix leak on probe errors - fail probing on broken hosts - new placement for MOB page tables - hide internal BOs from userspace - implement GEM support - implement GL 4.3 support virtio: - overflow fixes xen: - implement mmap as GEM object function omapdrm: - fix scatterlist export - support virtual planes mediatek: - MT8192 support - CMDQ refinement -----BEGIN PGP SIGNATURE----- iQIzBAABCAAdFiEEEKbZHaGwW9KfbeusDHTzWXnEhr4FAmHX1vMACgkQDHTzWXnE hr6rAw/9ES5RO5N3Ku9foFk1CI9bqy1Kh663KLkkEc+rDdhKpiZbBnAsrKkZ9sGu fNuHmWNN5nWXtDSOqHWuslt3F7Gh+qEBQtlkqC9mZsBm3bWB0aJK6E4QaJxfeSaK ta6AmyGx8DaV+C69i86dnemQurYSDVjROd7LDPKnCU0Fye/JxiXSXQmXksKMFVxd x5vmO9yfeDSg3EF+u1yB6nJNUYZBV0vhrAfjPqxPCRBXuQc7akuaglE/SFwlGnEk vn0GjVHEQcRTqYKrHr64xvQxIoKXcJP0pkDUyT7KYCsyj8GJkvxkb7/ls5pp5DvL SwyNg3J3vwUVP6w6GEvzf3ffG720qqUZvCbvLmE+A/t2DhGILiAm+HXSo43PTOW8 uagT7Gxma8dy8EovjSxioS9HPX8Gcu+S+XYavgOsevOZ7oeEt4f4TLW7LXsw9d6y 75FrMhiUpreab5hAh8Le0swuLYZHjdnJRdjSTqZJ/T6VdTdVftLT6IfwvSDx5CHy cWuufgcAjd7xVTXFquHWYXWLTQkiSMGf1M02jx9IWolTd4Cm41LNBhqMEDHZLHJD 7ngGgoaREVDQ+MqjG90yfIwJFIpJPI3YOaHLi/Kznga+iDzFY6cyOQWW2vX7ZdY5 7+LJWsgGT8Feb7/bzD5hX1mYqJLxh1pWUIaqIKMl+7LJL7gTVU8= =MByd -----END PGP SIGNATURE----- Merge tag 'drm-next-2022-01-07' of git://anongit.freedesktop.org/drm/drm Pull drm updates from Dave Airlie: "Highlights are support for privacy screens found in new laptops, a bunch of nomodeset refactoring, and i915 enables ADL-P systems by default, while starting to add RPL-S support. vmwgfx adds GEM and support for OpenGL 4.3 features in userspace. Lots of internal refactorings around dma reservations, and lots of driver refactoring as well. Summary: core: - add privacy screen support - move nomodeset option into drm subsystem - clean up nomodeset handling in drivers - make drm_irq.c legacy - fix stack_depot name conflicts - remove DMA_BUF_SET_NAME ioctl restrictions - sysfs: send hotplug event - replace several DRM_* logging macros with drm_* - move hashtable to legacy code - add error return from gem_create_object - cma-helper: improve interfaces, drop CONFIG_DRM_KMS_CMA_HELPER - kernel.h related include cleanups - support XRGB2101010 source buffers ttm: - don't include drm hashtable - stop pruning fences after wait - documentation updates dma-buf: - add dma_resv selftest - add debugfs helpers - remove dma_resv_get_excl_unlocked - documentation - make fences mandatory in dma_resv_add_excl_fence dp: - add link training delay helpers gem: - link shmem/cma helpers into separate modules - use dma_resv iteratior - import dma-buf namespace into gem helper modules scheduler: - fence grab fix - lockdep fixes bridge: - switch to managed MIPI DSI helpers - register and attach during probe fixes - convert to YAML in several places. panel: - add bunch of new panesl simpledrm: - support FB_DAMAGE_CLIPS - support virtual screen sizes - add Apple M1 support amdgpu: - enable seamless boot for DCN 3.01 - runtime PM fixes - use drm_kms_helper_connector_hotplug_event - get all fences at once - use generic drm fb helpers - PSR/DPCD/LTTPR/DSC/PM/RAS/OLED/SRIOV fixes - add smart trace buffer (STB) for supported GPUs - display debugfs entries - new SMU debug option - Documentation update amdkfd: - IP discovery enumeration refactor - interface between driver fixes - SVM fixes - kfd uapi header to define some sysfs bitfields. i915: - support VESA panel backlights - enable ADL-P by default - add eDP privacy screen support - add Raptor Lake S (RPL-S) support - DG2 page table support - lots of GuC/HuC fw refactoring - refactored i915->gt interfaces - CD clock squashing support - enable 10-bit gamma support - update ADL-P DMC fw to v2.14 - enable runtime PM autosuspend by default - ADL-P DSI support - per-lane DP drive settings for ICL+ - add support for pipe C/D DMC firmware - Atomic gamma LUT updates - remove CCS FB stride restrictions on ADL-P - VRR platform support for display 11 - add support for display audio codec keepalive - lots of display refactoring - fix runtime PM handling during PXP suspend - improved eviction performance with async TTM moves - async VMA unbinding improvements - VMA locking refactoring - improved error capture robustness - use per device iommu checks - drop bits stealing from i915_sw_fence function ptr - remove dma_resv_prune - add IC cache invalidation on DG2 nouveau: - crc fixes - validate LUTs in atomic check - set HDMI AVI RGB quant to full tegra: - buffer objects reworks for dma-buf compat - NVDEC driver uAPI support - power management improvements etnaviv: - IOMMU enabled system support - fix > 4GB command buffer mapping - close a DoS vector - fix spurious GPU resets ast: - fix i2c initialization rcar-du: - DSI output support exynos: - replace legacy gpio interface - implement generic GEM object mmap msm: - dpu plane state cleanup in prep for multirect - dpu debugfs cleanups - dp support for sc7280 - a506 support - removal of struct_mutex - remove old eDP sub-driver anx7625: - support MIPI DSI input - support HDMI audio - fix reading EDID lvds: - fix bridge DT bindings megachips: - probe both bridges before registering dw-hdmi: - allow interlace on bridge ps8640: - enable runtime PM - support aux-bus tx358768: - enable reference clock - add pulse mode support ti-sn65dsi86: - use regmap bulk write - add PWM support etnaviv: - get all fences at once gma500: - gem object cleanups kmb: - enable fb console radeon: - use dma_resv_wait_timeout rockchip: - add DSP hold timeout - suspend/resume fixes - PLL clock fixes - implement mmap in GEM object functions - use generic fbdev emulation sun4i: - use CMA helpers without vmap support vc4: - fix HDMI-CEC hang with display is off - power on HDMI controller while disabling - support 4K@60Hz modes - support 10-bit YUV 4:2:0 output vmwgfx: - fix leak on probe errors - fail probing on broken hosts - new placement for MOB page tables - hide internal BOs from userspace - implement GEM support - implement GL 4.3 support virtio: - overflow fixes xen: - implement mmap as GEM object function omapdrm: - fix scatterlist export - support virtual planes mediatek: - MT8192 support - CMDQ refinement" * tag 'drm-next-2022-01-07' of git://anongit.freedesktop.org/drm/drm: (1241 commits) drm/amdgpu: no DC support for headless chips drm/amd/display: fix dereference before NULL check drm/amdgpu: always reset the asic in suspend (v2) drm/amdgpu: put SMU into proper state on runpm suspending for BOCO capable platform drm/amd/display: Fix the uninitialized variable in enable_stream_features() drm/amdgpu: fix runpm documentation amdgpu/pm: Make sysfs pm attributes as read-only for VFs drm/amdgpu: save error count in RAS poison handler drm/amdgpu: drop redundant semicolon drm/amd/display: get and restore link res map drm/amd/display: support dynamic HPO DP link encoder allocation drm/amd/display: access hpo dp link encoder only through link resource drm/amd/display: populate link res in both detection and validation drm/amd/display: define link res and make it accessible to all link interfaces drm/amd/display: 3.2.167 drm/amd/display: [FW Promotion] Release 0.0.98 drm/amd/display: Undo ODM combine drm/amd/display: Add reg defs for DCN303 drm/amd/display: Changed pipe split policy to allow for multi-display pipe split drm/amd/display: Set optimize_pwr_state for DCN31 ...
525 lines
13 KiB
C
525 lines
13 KiB
C
/*
|
|
* Copyright (C) 2007 Ben Skeggs.
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining
|
|
* a copy of this software and associated documentation files (the
|
|
* "Software"), to deal in the Software without restriction, including
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
* distribute, sublicense, and/or sell copies of the Software, and to
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
* the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the
|
|
* next paragraph) shall be included in all copies or substantial
|
|
* portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
|
|
* IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
|
|
* LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
|
|
* OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
|
|
* WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include <linux/ktime.h>
|
|
#include <linux/hrtimer.h>
|
|
#include <linux/sched/signal.h>
|
|
#include <trace/events/dma_fence.h>
|
|
|
|
#include <nvif/cl826e.h>
|
|
#include <nvif/notify.h>
|
|
#include <nvif/event.h>
|
|
|
|
#include "nouveau_drv.h"
|
|
#include "nouveau_dma.h"
|
|
#include "nouveau_fence.h"
|
|
|
|
static const struct dma_fence_ops nouveau_fence_ops_uevent;
|
|
static const struct dma_fence_ops nouveau_fence_ops_legacy;
|
|
|
|
static inline struct nouveau_fence *
|
|
from_fence(struct dma_fence *fence)
|
|
{
|
|
return container_of(fence, struct nouveau_fence, base);
|
|
}
|
|
|
|
static inline struct nouveau_fence_chan *
|
|
nouveau_fctx(struct nouveau_fence *fence)
|
|
{
|
|
return container_of(fence->base.lock, struct nouveau_fence_chan, lock);
|
|
}
|
|
|
|
static int
|
|
nouveau_fence_signal(struct nouveau_fence *fence)
|
|
{
|
|
int drop = 0;
|
|
|
|
dma_fence_signal_locked(&fence->base);
|
|
list_del(&fence->head);
|
|
rcu_assign_pointer(fence->channel, NULL);
|
|
|
|
if (test_bit(DMA_FENCE_FLAG_USER_BITS, &fence->base.flags)) {
|
|
struct nouveau_fence_chan *fctx = nouveau_fctx(fence);
|
|
|
|
if (!--fctx->notify_ref)
|
|
drop = 1;
|
|
}
|
|
|
|
dma_fence_put(&fence->base);
|
|
return drop;
|
|
}
|
|
|
|
static struct nouveau_fence *
|
|
nouveau_local_fence(struct dma_fence *fence, struct nouveau_drm *drm)
|
|
{
|
|
if (fence->ops != &nouveau_fence_ops_legacy &&
|
|
fence->ops != &nouveau_fence_ops_uevent)
|
|
return NULL;
|
|
|
|
if (fence->context < drm->chan.context_base ||
|
|
fence->context >= drm->chan.context_base + drm->chan.nr)
|
|
return NULL;
|
|
|
|
return from_fence(fence);
|
|
}
|
|
|
|
void
|
|
nouveau_fence_context_kill(struct nouveau_fence_chan *fctx, int error)
|
|
{
|
|
struct nouveau_fence *fence;
|
|
|
|
spin_lock_irq(&fctx->lock);
|
|
while (!list_empty(&fctx->pending)) {
|
|
fence = list_entry(fctx->pending.next, typeof(*fence), head);
|
|
|
|
if (error)
|
|
dma_fence_set_error(&fence->base, error);
|
|
|
|
if (nouveau_fence_signal(fence))
|
|
nvif_notify_put(&fctx->notify);
|
|
}
|
|
spin_unlock_irq(&fctx->lock);
|
|
}
|
|
|
|
void
|
|
nouveau_fence_context_del(struct nouveau_fence_chan *fctx)
|
|
{
|
|
nouveau_fence_context_kill(fctx, 0);
|
|
nvif_notify_dtor(&fctx->notify);
|
|
fctx->dead = 1;
|
|
|
|
/*
|
|
* Ensure that all accesses to fence->channel complete before freeing
|
|
* the channel.
|
|
*/
|
|
synchronize_rcu();
|
|
}
|
|
|
|
static void
|
|
nouveau_fence_context_put(struct kref *fence_ref)
|
|
{
|
|
kfree(container_of(fence_ref, struct nouveau_fence_chan, fence_ref));
|
|
}
|
|
|
|
void
|
|
nouveau_fence_context_free(struct nouveau_fence_chan *fctx)
|
|
{
|
|
kref_put(&fctx->fence_ref, nouveau_fence_context_put);
|
|
}
|
|
|
|
static int
|
|
nouveau_fence_update(struct nouveau_channel *chan, struct nouveau_fence_chan *fctx)
|
|
{
|
|
struct nouveau_fence *fence;
|
|
int drop = 0;
|
|
u32 seq = fctx->read(chan);
|
|
|
|
while (!list_empty(&fctx->pending)) {
|
|
fence = list_entry(fctx->pending.next, typeof(*fence), head);
|
|
|
|
if ((int)(seq - fence->base.seqno) < 0)
|
|
break;
|
|
|
|
drop |= nouveau_fence_signal(fence);
|
|
}
|
|
|
|
return drop;
|
|
}
|
|
|
|
static int
|
|
nouveau_fence_wait_uevent_handler(struct nvif_notify *notify)
|
|
{
|
|
struct nouveau_fence_chan *fctx =
|
|
container_of(notify, typeof(*fctx), notify);
|
|
unsigned long flags;
|
|
int ret = NVIF_NOTIFY_KEEP;
|
|
|
|
spin_lock_irqsave(&fctx->lock, flags);
|
|
if (!list_empty(&fctx->pending)) {
|
|
struct nouveau_fence *fence;
|
|
struct nouveau_channel *chan;
|
|
|
|
fence = list_entry(fctx->pending.next, typeof(*fence), head);
|
|
chan = rcu_dereference_protected(fence->channel, lockdep_is_held(&fctx->lock));
|
|
if (nouveau_fence_update(chan, fctx))
|
|
ret = NVIF_NOTIFY_DROP;
|
|
}
|
|
spin_unlock_irqrestore(&fctx->lock, flags);
|
|
|
|
return ret;
|
|
}
|
|
|
|
void
|
|
nouveau_fence_context_new(struct nouveau_channel *chan, struct nouveau_fence_chan *fctx)
|
|
{
|
|
struct nouveau_fence_priv *priv = (void*)chan->drm->fence;
|
|
struct nouveau_cli *cli = (void *)chan->user.client;
|
|
int ret;
|
|
|
|
INIT_LIST_HEAD(&fctx->flip);
|
|
INIT_LIST_HEAD(&fctx->pending);
|
|
spin_lock_init(&fctx->lock);
|
|
fctx->context = chan->drm->chan.context_base + chan->chid;
|
|
|
|
if (chan == chan->drm->cechan)
|
|
strcpy(fctx->name, "copy engine channel");
|
|
else if (chan == chan->drm->channel)
|
|
strcpy(fctx->name, "generic kernel channel");
|
|
else
|
|
strcpy(fctx->name, nvxx_client(&cli->base)->name);
|
|
|
|
kref_init(&fctx->fence_ref);
|
|
if (!priv->uevent)
|
|
return;
|
|
|
|
ret = nvif_notify_ctor(&chan->user, "fenceNonStallIntr",
|
|
nouveau_fence_wait_uevent_handler,
|
|
false, NV826E_V0_NTFY_NON_STALL_INTERRUPT,
|
|
&(struct nvif_notify_uevent_req) { },
|
|
sizeof(struct nvif_notify_uevent_req),
|
|
sizeof(struct nvif_notify_uevent_rep),
|
|
&fctx->notify);
|
|
|
|
WARN_ON(ret);
|
|
}
|
|
|
|
int
|
|
nouveau_fence_emit(struct nouveau_fence *fence, struct nouveau_channel *chan)
|
|
{
|
|
struct nouveau_fence_chan *fctx = chan->fence;
|
|
struct nouveau_fence_priv *priv = (void*)chan->drm->fence;
|
|
int ret;
|
|
|
|
fence->channel = chan;
|
|
fence->timeout = jiffies + (15 * HZ);
|
|
|
|
if (priv->uevent)
|
|
dma_fence_init(&fence->base, &nouveau_fence_ops_uevent,
|
|
&fctx->lock, fctx->context, ++fctx->sequence);
|
|
else
|
|
dma_fence_init(&fence->base, &nouveau_fence_ops_legacy,
|
|
&fctx->lock, fctx->context, ++fctx->sequence);
|
|
kref_get(&fctx->fence_ref);
|
|
|
|
trace_dma_fence_emit(&fence->base);
|
|
ret = fctx->emit(fence);
|
|
if (!ret) {
|
|
dma_fence_get(&fence->base);
|
|
spin_lock_irq(&fctx->lock);
|
|
|
|
if (nouveau_fence_update(chan, fctx))
|
|
nvif_notify_put(&fctx->notify);
|
|
|
|
list_add_tail(&fence->head, &fctx->pending);
|
|
spin_unlock_irq(&fctx->lock);
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
bool
|
|
nouveau_fence_done(struct nouveau_fence *fence)
|
|
{
|
|
if (fence->base.ops == &nouveau_fence_ops_legacy ||
|
|
fence->base.ops == &nouveau_fence_ops_uevent) {
|
|
struct nouveau_fence_chan *fctx = nouveau_fctx(fence);
|
|
struct nouveau_channel *chan;
|
|
unsigned long flags;
|
|
|
|
if (test_bit(DMA_FENCE_FLAG_SIGNALED_BIT, &fence->base.flags))
|
|
return true;
|
|
|
|
spin_lock_irqsave(&fctx->lock, flags);
|
|
chan = rcu_dereference_protected(fence->channel, lockdep_is_held(&fctx->lock));
|
|
if (chan && nouveau_fence_update(chan, fctx))
|
|
nvif_notify_put(&fctx->notify);
|
|
spin_unlock_irqrestore(&fctx->lock, flags);
|
|
}
|
|
return dma_fence_is_signaled(&fence->base);
|
|
}
|
|
|
|
static long
|
|
nouveau_fence_wait_legacy(struct dma_fence *f, bool intr, long wait)
|
|
{
|
|
struct nouveau_fence *fence = from_fence(f);
|
|
unsigned long sleep_time = NSEC_PER_MSEC / 1000;
|
|
unsigned long t = jiffies, timeout = t + wait;
|
|
|
|
while (!nouveau_fence_done(fence)) {
|
|
ktime_t kt;
|
|
|
|
t = jiffies;
|
|
|
|
if (wait != MAX_SCHEDULE_TIMEOUT && time_after_eq(t, timeout)) {
|
|
__set_current_state(TASK_RUNNING);
|
|
return 0;
|
|
}
|
|
|
|
__set_current_state(intr ? TASK_INTERRUPTIBLE :
|
|
TASK_UNINTERRUPTIBLE);
|
|
|
|
kt = sleep_time;
|
|
schedule_hrtimeout(&kt, HRTIMER_MODE_REL);
|
|
sleep_time *= 2;
|
|
if (sleep_time > NSEC_PER_MSEC)
|
|
sleep_time = NSEC_PER_MSEC;
|
|
|
|
if (intr && signal_pending(current))
|
|
return -ERESTARTSYS;
|
|
}
|
|
|
|
__set_current_state(TASK_RUNNING);
|
|
|
|
return timeout - t;
|
|
}
|
|
|
|
static int
|
|
nouveau_fence_wait_busy(struct nouveau_fence *fence, bool intr)
|
|
{
|
|
int ret = 0;
|
|
|
|
while (!nouveau_fence_done(fence)) {
|
|
if (time_after_eq(jiffies, fence->timeout)) {
|
|
ret = -EBUSY;
|
|
break;
|
|
}
|
|
|
|
__set_current_state(intr ?
|
|
TASK_INTERRUPTIBLE :
|
|
TASK_UNINTERRUPTIBLE);
|
|
|
|
if (intr && signal_pending(current)) {
|
|
ret = -ERESTARTSYS;
|
|
break;
|
|
}
|
|
}
|
|
|
|
__set_current_state(TASK_RUNNING);
|
|
return ret;
|
|
}
|
|
|
|
int
|
|
nouveau_fence_wait(struct nouveau_fence *fence, bool lazy, bool intr)
|
|
{
|
|
long ret;
|
|
|
|
if (!lazy)
|
|
return nouveau_fence_wait_busy(fence, intr);
|
|
|
|
ret = dma_fence_wait_timeout(&fence->base, intr, 15 * HZ);
|
|
if (ret < 0)
|
|
return ret;
|
|
else if (!ret)
|
|
return -EBUSY;
|
|
else
|
|
return 0;
|
|
}
|
|
|
|
int
|
|
nouveau_fence_sync(struct nouveau_bo *nvbo, struct nouveau_channel *chan,
|
|
bool exclusive, bool intr)
|
|
{
|
|
struct nouveau_fence_chan *fctx = chan->fence;
|
|
struct dma_resv *resv = nvbo->bo.base.resv;
|
|
int i, ret;
|
|
|
|
if (!exclusive) {
|
|
ret = dma_resv_reserve_shared(resv, 1);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
/* Waiting for the exclusive fence first causes performance regressions
|
|
* under some circumstances. So manually wait for the shared ones first.
|
|
*/
|
|
for (i = 0; i < 2; ++i) {
|
|
struct dma_resv_iter cursor;
|
|
struct dma_fence *fence;
|
|
|
|
dma_resv_for_each_fence(&cursor, resv, exclusive, fence) {
|
|
struct nouveau_fence *f;
|
|
|
|
if (i == 0 && dma_resv_iter_is_exclusive(&cursor))
|
|
continue;
|
|
|
|
f = nouveau_local_fence(fence, chan->drm);
|
|
if (f) {
|
|
struct nouveau_channel *prev;
|
|
bool must_wait = true;
|
|
|
|
rcu_read_lock();
|
|
prev = rcu_dereference(f->channel);
|
|
if (prev && (prev == chan ||
|
|
fctx->sync(f, prev, chan) == 0))
|
|
must_wait = false;
|
|
rcu_read_unlock();
|
|
if (!must_wait)
|
|
continue;
|
|
}
|
|
|
|
ret = dma_fence_wait(fence, intr);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
void
|
|
nouveau_fence_unref(struct nouveau_fence **pfence)
|
|
{
|
|
if (*pfence)
|
|
dma_fence_put(&(*pfence)->base);
|
|
*pfence = NULL;
|
|
}
|
|
|
|
int
|
|
nouveau_fence_new(struct nouveau_channel *chan, bool sysmem,
|
|
struct nouveau_fence **pfence)
|
|
{
|
|
struct nouveau_fence *fence;
|
|
int ret = 0;
|
|
|
|
if (unlikely(!chan->fence))
|
|
return -ENODEV;
|
|
|
|
fence = kzalloc(sizeof(*fence), GFP_KERNEL);
|
|
if (!fence)
|
|
return -ENOMEM;
|
|
|
|
ret = nouveau_fence_emit(fence, chan);
|
|
if (ret)
|
|
nouveau_fence_unref(&fence);
|
|
|
|
*pfence = fence;
|
|
return ret;
|
|
}
|
|
|
|
static const char *nouveau_fence_get_get_driver_name(struct dma_fence *fence)
|
|
{
|
|
return "nouveau";
|
|
}
|
|
|
|
static const char *nouveau_fence_get_timeline_name(struct dma_fence *f)
|
|
{
|
|
struct nouveau_fence *fence = from_fence(f);
|
|
struct nouveau_fence_chan *fctx = nouveau_fctx(fence);
|
|
|
|
return !fctx->dead ? fctx->name : "dead channel";
|
|
}
|
|
|
|
/*
|
|
* In an ideal world, read would not assume the channel context is still alive.
|
|
* This function may be called from another device, running into free memory as a
|
|
* result. The drm node should still be there, so we can derive the index from
|
|
* the fence context.
|
|
*/
|
|
static bool nouveau_fence_is_signaled(struct dma_fence *f)
|
|
{
|
|
struct nouveau_fence *fence = from_fence(f);
|
|
struct nouveau_fence_chan *fctx = nouveau_fctx(fence);
|
|
struct nouveau_channel *chan;
|
|
bool ret = false;
|
|
|
|
rcu_read_lock();
|
|
chan = rcu_dereference(fence->channel);
|
|
if (chan)
|
|
ret = (int)(fctx->read(chan) - fence->base.seqno) >= 0;
|
|
rcu_read_unlock();
|
|
|
|
return ret;
|
|
}
|
|
|
|
static bool nouveau_fence_no_signaling(struct dma_fence *f)
|
|
{
|
|
struct nouveau_fence *fence = from_fence(f);
|
|
|
|
/*
|
|
* caller should have a reference on the fence,
|
|
* else fence could get freed here
|
|
*/
|
|
WARN_ON(kref_read(&fence->base.refcount) <= 1);
|
|
|
|
/*
|
|
* This needs uevents to work correctly, but dma_fence_add_callback relies on
|
|
* being able to enable signaling. It will still get signaled eventually,
|
|
* just not right away.
|
|
*/
|
|
if (nouveau_fence_is_signaled(f)) {
|
|
list_del(&fence->head);
|
|
|
|
dma_fence_put(&fence->base);
|
|
return false;
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|
|
static void nouveau_fence_release(struct dma_fence *f)
|
|
{
|
|
struct nouveau_fence *fence = from_fence(f);
|
|
struct nouveau_fence_chan *fctx = nouveau_fctx(fence);
|
|
|
|
kref_put(&fctx->fence_ref, nouveau_fence_context_put);
|
|
dma_fence_free(&fence->base);
|
|
}
|
|
|
|
static const struct dma_fence_ops nouveau_fence_ops_legacy = {
|
|
.get_driver_name = nouveau_fence_get_get_driver_name,
|
|
.get_timeline_name = nouveau_fence_get_timeline_name,
|
|
.enable_signaling = nouveau_fence_no_signaling,
|
|
.signaled = nouveau_fence_is_signaled,
|
|
.wait = nouveau_fence_wait_legacy,
|
|
.release = nouveau_fence_release
|
|
};
|
|
|
|
static bool nouveau_fence_enable_signaling(struct dma_fence *f)
|
|
{
|
|
struct nouveau_fence *fence = from_fence(f);
|
|
struct nouveau_fence_chan *fctx = nouveau_fctx(fence);
|
|
bool ret;
|
|
|
|
if (!fctx->notify_ref++)
|
|
nvif_notify_get(&fctx->notify);
|
|
|
|
ret = nouveau_fence_no_signaling(f);
|
|
if (ret)
|
|
set_bit(DMA_FENCE_FLAG_USER_BITS, &fence->base.flags);
|
|
else if (!--fctx->notify_ref)
|
|
nvif_notify_put(&fctx->notify);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct dma_fence_ops nouveau_fence_ops_uevent = {
|
|
.get_driver_name = nouveau_fence_get_get_driver_name,
|
|
.get_timeline_name = nouveau_fence_get_timeline_name,
|
|
.enable_signaling = nouveau_fence_enable_signaling,
|
|
.signaled = nouveau_fence_is_signaled,
|
|
.release = nouveau_fence_release
|
|
};
|