Steve Wilkins 9cf71eb0fa
spi: microchip-core: ensure TX and RX FIFOs are empty at start of a transfer
While transmitting with rx_len == 0, the RX FIFO is not going to be
emptied in the interrupt handler. A subsequent transfer could then
read crap from the previous transfer out of the RX FIFO into the
start RX buffer. The core provides a register that will empty the RX and
TX FIFOs, so do that before each transfer.

Fixes: 9ac8d17694b6 ("spi: add support for microchip fpga spi controllers")
Signed-off-by: Steve Wilkins <steve.wilkins@raymarine.com>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://patch.msgid.link/20240715-flammable-provoke-459226d08e70@wendy
Signed-off-by: Mark Brown <broonie@kernel.org>
2024-07-15 19:08:19 +01:00
..
2024-07-08 17:01:10 +01:00
2024-07-08 17:01:10 +01:00
2024-07-08 17:01:10 +01:00
2024-06-25 20:04:31 +01:00
2024-02-13 15:48:22 +00:00
2024-06-11 11:38:25 +01:00
2024-03-18 17:30:46 +00:00
2024-06-11 11:38:25 +01:00
2023-08-21 14:29:37 +01:00
2024-07-05 18:47:46 +01:00