Kyle Russell 9cf76a72af
ASoC: tlv320aic31xx: fix reversed bclk/wclk master bits
These are backwards from Table 7-71 of the TLV320AIC3100 spec [1].

This was broken in 12eb4d66ba2e when BCLK_MASTER and WCLK_MASTER
were converted from 0x08 and 0x04 to BIT(2) and BIT(3), respectively.

-#define AIC31XX_BCLK_MASTER		0x08
-#define AIC31XX_WCLK_MASTER		0x04
+#define AIC31XX_BCLK_MASTER		BIT(2)
+#define AIC31XX_WCLK_MASTER		BIT(3)

Probably just a typo since the defines were not listed in bit order.

[1] https://www.ti.com/lit/gpn/tlv320aic3100

Signed-off-by: Kyle Russell <bkylerussell@gmail.com>
Link: https://lore.kernel.org/r/20210622010941.241386-1-bkylerussell@gmail.com
Signed-off-by: Mark Brown <broonie@kernel.org>
2021-07-01 14:50:28 +01:00
..
2021-02-22 14:27:07 -08:00
2021-05-30 09:33:08 +02:00
2021-03-30 17:42:40 +02:00
2021-04-27 08:39:39 +02:00
2021-03-07 09:07:16 +01:00
2021-03-07 09:07:16 +01:00