Jiaxun Yang 9d6e21ddf2 MIPS: Clear Cause.BD in instruction_pointer_set
Clear Cause.BD after we use instruction_pointer_set to override
EPC.

This can prevent exception_epc check against instruction code at
new return address.
It won't be considered as "in delay slot" after epc being overridden
anyway.

Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
2024-02-12 23:04:40 +01:00
..
2024-01-08 10:39:12 +01:00
2024-01-17 11:20:50 -08:00
2024-01-17 11:20:50 -08:00
2024-01-19 09:10:23 -08:00
2022-05-04 22:22:59 +02:00
2024-01-22 11:12:01 +01:00
2024-01-17 13:03:37 -08:00
2024-01-08 10:39:12 +01:00
2022-09-12 15:33:24 +02:00
2024-01-18 15:16:57 -08:00
2024-01-08 10:39:12 +01:00
2024-01-17 11:20:50 -08:00
2024-01-08 10:39:12 +01:00
2022-05-04 22:22:59 +02:00
2024-01-08 10:39:12 +01:00
2023-10-19 10:39:46 +02:00